

Description

JMT P-channel MOSFET

Features

- V_{DS}=-30V, I_D=-5.1A
- $R_{DS(ON)}$ =40m Ω (typ.) @ V_{GS} = -10V $R_{DS(ON)}$ =57m Ω (typ.) @ V_{GS} = -4.5V
- High Power and Current Handing Capability
- Lead Free Product is Acquired
- Surface Mount Package


Application

- PWM Applications
- Load Switch
- Power Management


Package







Marking and pin Assignment



Schematic diagram

Absolute Maximum Ratings (T_C=25 ℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
V _{DSS}	Drain-Source Voltage		-30	V
Vgss	Gate-Source Voltage		±20	V
ID	Continuous Drain Current	T _C = 25℃	-5.1	Α
		T _C = 100℃	-3.2	Α
I _{DM}	Pulsed Drain Current note1		-20	Α
P _D	Power Dissipation	T _A = 25℃	2.5	W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		50	°C/W
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$



Electrical Characteristics (T_C=25 °C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units			
Off Characteristic									
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V,I _D = -250µA	-30	-	-	V			
IDSS	Zero Gate Voltage Drain Current	V _{DS} = -30V, V _{GS} = 0V,	-	-	-1	μΑ			
Igss	Gate to Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA			
On Characteristics									
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250µA	-1	-1.5	-2.5	V			
R _{DS(on)}	Static Drain-Source on-Resistance	V _{GS} =-10V, I _D =-5.1A	-	40	55	mΩ			
	note2	V _{GS} =-4.5V, I _D =-4.2A	-	57	85				
g FS	Forward Transconductance	V _{DS} =-5V, I _D = -5.1A	4	-	-	S			
Dynamic (Characteristics								
Ciss	Input Capacitance	\\ - 45\\ \\ - 0\\	-	980	-	pF			
Coss	Output Capacitance	$V_{DS} = -15V, V_{GS} = 0V,$	-	390	-	pF			
Crss	Reverse Transfer Capacitance	f = 1.0MHz	-	135	-	pF			
Qg	Total Gate Charge	V _{DS} = -15V, I _D = -5.1A,	-	11	-	nC			
Qgs	Gate-Source Charge	$V_{GS} = -15V, ID = -5.1A,$ $V_{GS} = -10V$	-	2.0	-	nC			
Q_{gd}	Gate-Drain("Miller") Charge	VGS10V	-	2.8	-	nC			
Switching	Characteristics								
t _{d(on)}	Turn-on Delay Time		-	14	-	ns			
t _r	Turn-on Rise Time	$V_{DD} = -15V$, $I_D = -1A$,	-	12	-	ns			
t _{d(off)}	Turn-off Delay Time	V_{GS} =-10V, R_{GEN} =6 Ω	-	56	-	ns			
t f	Turn-off Fall Time		-	20	-	ns			
Drain-Sou	rce Diode Characteristics and Maxin	num Ratings							
ls	Maximum Continuous Drain to Source Diode Forward Current		-	-	-5.1	Α			
Іѕм	Maximum Pulsed Drain to Source Diode Forward Current			-	-20	Α			
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0V, I _S = -5.1A	-	-	-1.2	V			

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

^{2.} Pulse Test: Pulse Width≤300µs, Duty Cycle≤2%



Typical Performance Characteristics




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics




Figure 6 Drain-Source On-Resistance






Figure 7 Transfer Characteristics




Figure 9 Rdson vs Vgs




Figure 11 Gate Charge




Figure 8 Drain-Source On-Resistance




Figure 10 Capacitance vs Vds





Figure 12 Source- Drain Diode Forward



Package Mechanical Data



Ordering Information

PACKAGE	OUTLINE	REEL (PCS)	PER CARTON (PCS)	TAPE&REEL
SOP-8	TAPING	4,000	48,000	13 inch

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the version D which is made in 9/11/2019. This document supersedes and replaces all information previously supplied.

is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd. Copyright ©2019 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.