SONiX Technology Co., Ltd.

SN8F5703 Series Datasheet

8051-based Microcontroller

SN8F5703

SN8F570320

SN8F570321

SN8F570310

SN8F570311



1 Device Overview

1.1 Features

- Enhanced 8051 microcontroller with reduced instruction cycle time (up to 12 times 80C51)
- Up to 8 MHz flexible CPU frequency
- Internal 32 MHz Clock Generator (IHRC),
 1 MHz to 16 MHz crystal, and external synchronous clock source selections
- Real-time clock with 32.768 kHz crystal
- 8 KB non-volatile flash memory (IROM) with in-system program support
- 256 bytes internal RAM (IRAM)
- 256 bytes external RAM (XRAM)
- 15 interrupt sources with priority levels control and unique interrupt vectors
- 13 internal interrupts
- 2 external interrupts: INTO, INT1
- 1 set of DPTR
 - 1.2 Applications
- Brushless DC motor
- Home automation

- 2 set 8/16-bit timers with 4 operation modes
- 1 set 16-bit timers with 4 comparison output (PWM) and capture channels
- 1 set 16-bit PWM generators:
 each PWM generator has 6 output channels
 with inverters and dead-band control
- 12-bit SAR ADC with 11 external and 2 internal channels, and 4 internal reference voltages
- SPI, UART, I2C interface with SMBus Support
- On-Chip Debug Support:
 Single-wire debug interface
 3 hardware breakpoints
 Unlimited software breakpoints
 ROM data security/protection
- Watchdog and programmable external reset
- 1.8V low voltage detectors
- Wide supply voltage (1.8 V 5.5 V) and temperature (-40 °C to 85 °C) range
- Household
- Other



1.3 Features Selection Table

	0/1	PWM Channels	12C	SPI	UART	ADC ext. Channels	OPA	CMP	Ext. INT	Package Types
SN8F5703	22	10	V	V	V	11	1	1	2	SOP24, SSOP24, TSSOP24, QFN24
SN8F570320	18	6	V	-	V	10	1	1	2	DIP20,SOP20, TSSOP20
SN8F570321	18	8	V	V	V	9	1	1	2	QFN20
SN8F570310	14	3	V	-	V	7	1	1	2	DIP16,SOP16
SN8F570311	14	7	V	V	V	5	-	-	1	QFN16

1.4 Block Diagram

On-chip Debug Support

8051-based CPU

Accumulator PC, SP, DPTR ALU

System Clock and Power Management Controller

Reset and Power-on Controller

ISR

256 Bytes IRAM

32 MHz IHRC On-chip High Clock Generator

Timers

256 Bytes On-chip XRAM 8KB On-chip Non-volatile Memory

Off-chip Crystal Driver

PWM Generators

SPI, UART, I2C

ADC, OP-Amps, Comparators

GPIO / Pin-sharing Controller





2 Table of Contents

1	Device Overview	2
2	Table of Contents	4
3	Revision History	5
4	Pin Assignments	8
5	CPU	16
6	Special Function Registers	22
7	Reset and Power-on Controller	30
8	System Clock and Power Management	37
9	System Operating Mode	46
10	Interrupt	51
11	GPIO	62
12	External Interrupt	66
13	Timer 0 and Timer 1	69
14	Timer 2	78
15	PWM	89
16	Comparator	96
17	OPA	.102
18	ADC	.104
19	UART	.114
20	SPI	.124
21	12C	.132
22	In-System Program	.147
23	Electrical Characteristics	.151
24	Instruction Set	.155
25	Development Environment	.160
26	SN8F5703 Starter-Kit	.162
27	ROM Programming Pin	.165
28	Ordering Information	.168
29	Package Information	.170
30	Annendix: Reference Document	181



3 Revision History

Revision	Date	Description
1.0	Sep. 2015	First issue.
1.1	Oct. 2015	1. Modify timer section and electrical characteristic section.
		2. Add program memory security section and noise filter section.
		3. Add Special function registers section.
1.2	Oct. 2015	1. Update electrical characteristic section.
		2. Add TSSOP24 pin assignment.
1.3	Nov. 2015	1. SN8F57031 was renamed SN8F570320.
		2. SN8F57032 was renamed SN8F570310.
1.4	Nov. 2015	1. Modify SN8F570310 pin assignment.
1.5	Dec. 2015	Modify IHRC Characteristic.
1.6	Apr. 2016	1. Add Timer 2 capture function waveform to illustrate operation.
		2. Modify OPA Characteristic section.
		3. Special Function Registers adds Register Declaration section.
		4. Add Appendix: Reference Document chapter.
		5. Add ROM Programming Pin chapter.
		6. Add QFN 24 pin assignment.
		7. Repair an error, omission, etc.
1.7	Aug. 2016	1. Repair an error, omission, etc.
		2. Modify Power Management section and In-System Program
		section.
		3. Modify PW1M & PW1YH/L registers description.
		4. ADC & Comparator Characteristics add VIREF parameter.
1.8	Oct. 2016	1. Add UART Baud Rate Table.
		2. Add WDT description in watchdog reset section.
1.9	Dec. 2016	1. Modify features section description.
		2. Modify electrical characteristic section.
		3. Add SN8F570321 (QFN20) and SN8F570311 (QFN 16) pin
		assignment.
2.0	Aug. 2017	1. Repair an error, omission, etc.
		2. Modify features selection table.
		3. Modify UART Baud Rate Control section.
		4. Modify PFLAG register initial value.
		5. Update Register Declaration section.
		6. Add Pin Circuit Diagrams.
2.1	Sep. 2017	1. Add package information.





2.2	Nov. 2017	1.	Modify LVD related content.
2.3	Dec. 2017	1.	Add design note description.
2.4	Jun. 2018	1.	Repair an error, omission, etc.
		2.	Add Pin Characteristic section.
		3.	Modify Internal & External RAM section description.
		4.	Modify Program Memory section description.
		5.	Modify Configuration of Reset and Power-on Controller section
			description.
		6.	Modify System clock section description.
		7.	Add High Speed Clock and Real time clock section.
		8.	Add System clock timing section.
		9.	Add System Operating Mode chapter.
		10.	Modify Interrupt Priority section description.
		11.	Interrupt chapter adds example section.
		12.	Modify UART chapter description and baud rate table.
		13.	I2C chapter adds protocol description diagram and modifies the
			clock rate table.
		14.	Debug Interface chapter was renamed Development
			Environment chapter. Modify Development Environment
			chapter description. Add Development Tool section.
		15.	Add SN5703 Starter-kit chapter.
		16.	Modify ROM Programming Pin chapter description. Add MP5
			Hardware Connecting, SN-Link ISP Programming and SN-Link ISF
			Programming Pin Mapping sections.
		17.	Update Device Nomenclature section.
2.5	Sep. 2018	1.	Repair an error, omission, etc.
		2.	Modify SPI chapter description.
		3.	Modify SOP24 outline description.
2.6	Oct. 2018	1.	Repair an error, omission, etc.
		2.	Modify system clock section description.
		3.	Modify normal mode supply current value.
		4.	Remove SN8F5703K pin assignment and SKDIP24 package
			information.
		5.	Modify Pin Circuit Diagrams section.
2.7	Feb. 2019	1.	Repair an error, omission, etc.
		2.	Update Package Information dimensions and illustrations.
		3.	Modify ADC input offset range.
		4.	Modify power on sequence and system clock timing.





	5.	Modify Timer0/ Timer1 section description.

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.




4 Pin Assignments

4.1 SN8F5703S/X/T (SOP24/SSOP24/TSSOP24)

				ı
VSS	1	U	24	VDD
P00/UTX/T2CC0/XIN	2		23	P20/AIN0/INT0/AVREFH
P01/URX/T2CC1/XOUT	3		22	P21/AIN1/SWAT
P02/INT1/RST	4		21	P22/AIN2/PWM10
P03/SSN/T2COM0	5		20	P23/AIN3/PWM20
P04/MISO/T2COM1	6		19	P24/AIN4/PWM11
P05/MOSI/T2COM2	7		18	P25/AIN5/PWM21
P06/SCK/T2COM3	8		17	P17/AIN6/PWM12
P07/SCL/T2CC2	9		16	P16/AIN7/PWM22/CMN1
P10/SDA/T2CC3	10		15	P15/AIN8/OPN/CMN0
P11/T2	11		14	P14/AIN9/OPP/CMP
P12/T2RL	12		13	P13/AIN10/OPO/CMO

4.2 SN8F5703J (QFN24)




4.3 SN8F570320P/S/T (DIP20/SOP20/TSSOP20)

				I
VSS	1	U	20	VDD
P00/UTX/T2CC0/XIN	2		19	P20/AIN0/INT0/AVREFH
P01/URX/T2CC1/XOUT	3		18	P21/AIN1/SWAT
P02/INT1/RST	4		17	P22/AIN2/PWM10
P06/T2COM3	5		16	P23/AIN3/PWM20
P07/SCL/T2CC2	6		15	P24/AIN4/PWM11
P10/SDA/T2CC3	7		13	P17/AIN6/PWM12
P11/T2	8		13	P16/AIN7/PWM22/CMN1
P12/T2RL	9		12	P15/AIN8/OPN/CMN0
P13/AIN10/OPO/CMO	10		11	P14/AIN9/OPP/CMP




4.4 SN8F570321J (QFN20)



4.5 SN8F570310P/S (DIP16/SOP16)

			1
VSS	1	∪ 16	VDD
P00/UTX/T2CC0/XIN	2	15	P20/AIN0/INT0/AVREFH
P01/URX/T2CC1/XOUT	3	14	P21/AIN1/SWAT
P02/INT1/RST	4	13	P22/AIN2/PWM10
P07/SCL/T2CC2	5	12	P23/AIN3/PWM20
P10/SDA/T2CC3	6	11	P24/AIN4/PWM11
P11/T2	7	10	P15/AIN8/OPN/CMN0
P13/AIN10/OPO/CMO	8	9	P14/AIN9/OPP/CMP

4.6 SN8F570311J (QFN16)





4.7 Pin Descriptions

Power Pins

Pin Name	Туре	Description
VDD	Power	Power supply
VSS	Power	Ground (0 V)

Port 0

Pin Name	Туре	Description
P0.0	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
XIN	Analog Input	System clock: external clock input.
UTX	Digital Output	UART: transmission pin.
T2CC0	Digital Input	Timer 2: capture 0 input.
P0.1	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
XOUT	Analog Output	System clock: drive external crystal/resonator.
URX	Digital Input	UART: reception pin.
T2CC1	Digital Input	Timer 2: capture 1 input.
P0.2	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
Reset	Digital Input	System reset (active low).
INT1	Digital Input	INT1: external interrupt 1.
P0.3	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
SSN	Digital Input	SPI: salve selection pin (slave mode).
T2COM0	Digital Output	Timer 2: compare 0 output.
P0.4	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
MISO	Digital I/O	SPI: reception pin (master) transmission pin (slave).
T2COM1	Digital Output	Timer 2: compare 1 output.
P0.5	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
MOSI	Digital I/O	SPI: transmission pin (master) reception pin (slave).
T2COM2	Digital Output	Timer 2: compare 2 output.
P0.6	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
SCK	Digital I/O	SPI: clock output (master) clock input (slave).





T2COM3	Digital Output	Timer 2: compare 3 output.
P0.7	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
SCL	Digital I/O	I2C: clock output (master) clock input (slave).
T2CC2	Digital Input	Timer 2: capture 2 input.

Port 1

Port 1		
Pin Name	Туре	Description
P1.0	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
SDA	Digital I/O	I2C: data pin.
T2CC3	Digital Input	Timer 2: capture 3 input.
P1.1	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
T2	Digital Input	Timer 2: event counter input.
P1.2	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
T2RL	Digital Input	Timer 2: reload trigger input.
P1.3	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
AIN10	Analog Input	ADC: input channel 10.
ОРО	Analog Output	OP-AMP: output.
СМО	Digital Output	Comparator: output.
P1.4	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
AIN9	Analog Input	ADC: input channel 9.
OPP	Analog Input	OP-AMP: positive input.
CMP	Analog Input	Comparator: positive input.
P1.5	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
AIN8	Analog Input	ADC: input channel 8.
OPN	Analog Input	OPA: negative input.
CMN0	Analog Input	Comparator: negative input 0.
P1.6	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
AIN7	Analog Input	ADC: input channel 7.
PWM22	Digital Output	PWM: programmable PWM output.





CMN1	Analog Input	Comparator: negative input 1.
P1.7	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters. Level change wake-up.
AIN6	Analog Input	ADC: input channel 6.
PWM12	Digital Output	PWM: programmable PWM output.

Port 2

0.02		
Pin Name	Type	Description
P2.0	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN0	Analog Input	ADC: input channel 0.
INT0	Digital Input	INTO: external interrupt 0.
AVREFH	Analog Input	ADC: external reference voltage.
P2.1	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN1	Analog Input	ADC: input channel 1.
SWAT	Digital I/O	Debug interface.
P2.2	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN2	Analog Input	ADC: input channel 2.
PWM10	Digital Output	PWM: programmable PWM output.
P2.3	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN3	Analog Input	ADC: input channel 3.
PWM20	Digital Output	PWM: programmable PWM output.
P2.4	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN4	Analog Input	ADC: input channel 4.
PWM11	Digital Output	PWM: programmable PWM output.
P2.5	Digital I/O	GPIO: Bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
AIN5	Analog Input	ADC: input channel 5.
PWM21	Digital Output	PWM: programmable PWM output.




4.8 Pin Characteristic

	I	I .			I	
Port	Open- Drain	Sink Current 100mA VSS+1.5V	Sink Current 20mA VSS+0.5V	External Interrupt	Wakeup (Level change)	Shared Pin
P0.0	V	V	-	-	V	UTX/T2CC0/XIN
P0.1	V	V	-	-	V	URX/T2CC1/XOUT
P0.2	-	V	-	V	V	INT1/RST
P0.3	-	V	-	-	V	SSN/T2COM0
P0.4	V	V	-	-	V	MISO/T2COM1
P0.5	V	V	-	-	V	MOSI/T2COM2
P0.6	V	V	-	-	V	SCK/T2COM3
P0.7	-	V	-	-	V	SCL/T2CC2
P1.0	-	V	-	-	V	SDA/T2CC3
P1.1	_	_	V	-	V	T2
P1.2	-	-	V	-	V	T2RL
P1.3	-	_	V	-	V	AIN10/OPO/CMO
P1.4	_	_	V	-	V	AIN9/OPP/CMP
P1.5	-	-	V	-	V	AIN8/OPN/CMN0
P1.6	-	-	V	-	V	AIN7/PWM22/CMN1
P1.7	-	-	V	-	V	AIN6/PWM12
P2.0	-	-	V	V	-	AINO/INTO/AVREFH
P2.1	-	-	V	-	-	AIN1/SWAT
P2.2	-	-	V	-	-	AIN2/PWM10
P2.3	-	-	V	-	-	AIN3/PWM20
P2.4	-	-	V	-	-	AIN4/PWM11
P2.5	_	_	V	-	_	AIN5/PWM21




4.9 Pin Circuit Diagrams

Normal Bi-direction I/O Pin.




Bi-direction I/O Pin Shared with Specific Digital Input Function, e.g. INT2.



^{*.} Some specific functions switch I/O direction directly, not through PnM register.


Bi-direction I/O Pin Shared with Specific Digital Output Function, e.g. PWM, SIO, UART.



 $^{{}^{*}.}$ Some specific functions switch I/O direction directly, not through PnM register.


Bi-direction I/O Pin Shared with Specific Analog Input Function, e.g. XIN, ADC.





 $^{{\}bf *}.$ Some specific functions switch I/O direction directly, not through PnM register.

Bi-direction I/O Pin Shared with Specific Analog Output Function, e.g. XOUT...



^{*.} Some specific functions switch I/O direction directly, not through PnM register.




5 CPU

SN8F5000 family is an enhanced 8051 microcontroller (MCU). It is fully compatible with MCS-51 instructions, hence the ability to cooperate with modern development environment (e.g. Keil C51). Generally speaking, SN8F5000 CPU has 9.4 to 12.1 times faster than the original 8051 at the same frequency.

5.1 Memory Organization

SN8F5703 builds in three on-chip memories: internal RAM (IRAM), external RAM (XRAM), and program memory (IROM). The internal RAM is a 256-byte RAM which has higher access performance (direct and indirect addressing). By contrast, the external RAM has 256-byte of size, but it requires a longer access period. The program memory is a 8 KB non-volatile memory and has a maximum 8 MHz speed limitation.



5.2 Internal RAM (IRAM)

256 X 8-bit RAM (Internal Data Memory)

Address	RAM Location		
000h 01Fh	Work Register Area		00h-7Fh of RAM is direct and indirect access RAM
020h	Bit Addressable Area		
02Fh	21071001 0000010711 00		
030h			
•••			
	General Purpose Area		
07Fh			
080h			080h-0FFh store special
	General Purpose Area	Special Function Register	function registers.
	(Indirect Access)	(Direct Access)	
ofFh			End of Bank 0



The 256-byte data RAM in internal data memory is a standard 8051 RAM access configuration. The upper 128-byte RAM is general purpose RAM and can configure by direct addressing access and indirect addressing access. The lower 128-byte can be indirect access RAM in general purpose or direct access RAM in special function register (SFR).

- 0x0000-0x007F: General purpose RAM contains work register area and bit addressable area. In this area, direct or indirect addressing can be used.
- 0x0000-0x001F: Work register area includes 4-bank. Each bank has 8 work registers (R0 R7) which is selected by RS0/RS1 in PSW register.
- 0x0020-0x002F: Bit addressable area.

In the bit addressable area, user can read or write any single bit in this range by using the unique address for that bit. Supports 16bytes bit addressable RAM area giving 128 addressable bits. Each bit has individual address in the range from 00H to 7FH. Thus, the bit can be addressed directly. Bit0 of the byte 20H has bit address 00H and Bit 7 of the byte 20H has bit address 07H. Bit0 of the byte 2FH has bit address 7FH. When set "SETB 42H", it means the bit2 of the byte 28H is set.

	Byte Address	Bite 0	Bite 1	Bite 2	Bite 3	Bite 4	Bite 5	Bite 6	Bite 7
	0x20	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07
	0x21	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F
	0x22	0x10	0x11	0x12	0x13	0x14	0x15	0x16	0x17
	0x23	0x18	0x19	0x1A	0x1B	0x1C	0x1D	0x1E	0x1F
o o	0x24	0x20	0x21	0x22	0x23	0x24	0x25	0x26	0x27
Are	0x25	0x28	0x29	0x2A	0x2B	0x2C	0x2D	0x2E	0x2F
Bit Addressable Area	0x26	0x30	0x31	0x32	0x33	0x34	0x35	0x36	0x37
essa	0x27	0x38	0x39	0x3A	0x3B	0x3C	0x3D	0x3E	0x3F
ddre	0x28	0x40	0x41	0x42	0x43	0x44	0x45	0x46	0x47
it A	0x29	0x48	0x49	0x4A	0x4B	0x4C	0x4D	0x4E	0x4F
Φ.	0x2A	0x50	0x51	0x52	0x53	0x54	0x55	0x56	0x57
	0x2B	0x58	0x59	0x5A	0x5B	0x5C	0x5D	0x5E	0x5F
	0x2C	0x60	0x61	0x62	0x63	0x64	0x65	0x66	0x67
	0x2D	0x68	0x69	0x6A	0x6B	0x6C	0x6D	0x6E	0x6F
	0x2E	0x70	0x71	0x72	0x73	0x74	0x75	0x76	0x77
	0x2F	0x78	0x79	0x7A	0x7B	0x7C	0x7D	0x7E	0x7F


 0x0080~0x00FF: General purpose area in indirect addressing access or special function register in direct addressing access.



5.3 External RAM (XRAM)

256 X 8-bit XRAM (Extension Data Memory)

The external RAM enlarges the capacity of variables; it is the lowest access performance in the contrast of internal RAM. Since frequently used variables and local variables are expected to store in internal RAM, the vast majority of external RAM usages are specific. It can be allocated as a variable storage area for lower priority tasks, or look-up table preloaded from ROM to speed up the access period.




The upper 256-byte XRAM is general purpose RAM and can configure by MOVX instruction access.

5.4 Program Memory (IROM)

The program memory is a non-volatile storage area where stores code, look-up ROM table, and other data with occasional modification. It can be updated by debug tools like SN-Link3, and a program can also self-update via in-system program process (refer to In-system Program).

Address	ROM	Comment
0000H	Reset vector	Reset vector
0001H	General purpose area	User program
0002H	General purpose area	
0003H	INTO Interrupt vector	Interrupt vector
000BH	TIMER0 Interrupt vector	
0013H	INT1 Interrupt vector	
001BH	TIMER1 Interrupt vector	
0023H	UART Interrupt vector	
002BH	TIMER2 Interrupt vector	
0043H	I2C Interrupt vector	
004BH	SPI Interrupt vector	
0053H	T2COM0 Interrupt vector	
005BH	T2COM1 Interrupt vector	
0063H	T2COM2 Interrupt vector	
006BH	T2COM3 Interrupt vector	
0083H	PWM1 Interrupt vector	
008BH	ADC Interrupt vector	





The ROM includes reset vector, Interrupt vector, general purpose area and reserved area. The reset vector is program beginning address. The interrupt vector is the head of interrupt service routine when any interrupt occurring. The general purpose area is main program area including main loop, sub-routines and data table.

- 0x0000 Reset vector: Program counter points to 0x0000 after any reset events (power on reset, reset pin reset, watchdog reset, LVD reset...).
- 0x0001~0x0002: General purpose area to process system reset operation.
- 0x0003~0x0093: Multi interrupt vector area. Each of interrupt events has a unique interrupt vector.
- 0x0094~0x1FDF: General purpose area for user program and ISP (EEPROM function).
- 0x1FE0~0x1FF5: General purpose area for user program. Do not execute ISP.
- 0x1FF6~0x1FFF: Reserved area. Do not execute ISP.

5.5 Program Memory Security

The SN8F5703 provides security options at the disposal of the designer to prevent unauthorized access to information stored in FLASH memory. When enable security option, the ROM code is secured and not dumped complete ROM contents. ROM security rule is all address ROM data protected and outputs 0x00.

5.6 Data Pointer


A data pointer helps to specify the XRAM and IROM address while performing MOVX and MOVC instructions. The microcontroller has one set of data pointer (DPH/DPL). The DPC register controls automatically increase/decrease DPTR function.

The automatically increase/decrease DPTR function can make an increment or decrement after perform MOVX @DPTR instruction. As a result, it enables a continuous external RAM access without re-specified DPTR value.



5.7 Stack

Stack can be assigned to any area of internal RAM (IRAM). However, it requires manual assignment to ensure its area does not overlap other RAM's variables. An overflow or underflow stack could also mistakenly overwrite other RAM's variables; thus, these factors should be considered while arrange the size of stack.



By default, stack pointer (SP register) points to 0x07 which means the stack area begin at IRAM address 0x08. In other word, if a planned stack area is assigned from IRAM address 0xC0, the appropriate SP register is anticipated to set at 0xBF after system reset.

An assembly PUSH instruction costs one byte of stack. LCALL, ACALL instructions and interrupt respectively costs two bytes stack. POP-instruction decreases one count, and a RET/RETI subtract two counts of stack pointer.

* Note: Stack and IRAM share the same area, Keil C51 compiler will not display "error" or "warning" when overlap condition is occurred so user must pay attention.

5.8 Stack and Data Pointer Register

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SP	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
DPL	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1	DPL0
DPH	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1	DPH0
DPC	-	-	-	-	-	ATMS	ATMD	ATME

SP Register (0x81)

Bit	Field	Туре	Initial	Description
70	SP	R/W	0x07	Stack pointer





DPL Register (0x82)

Bit	Field	Туре	Initial	Description
70	DPL[7:0]	R/W	0x00	Low byte of DPTR0

DPH Register (0x83)

Bit	Field	Type	Initial	Description
70	DPH[7:0]	R/W	0x00	High byte of DPTR0

DPC Register (0x93)

Bit Field Type Initial Description 73 Reserved R 0x0 21 ATMS/ATMD R/W 00 Automatically increase/decrease DPTR (if ATME applied) 00: +1 after any MOVX @DPTR instruction 01: -1 after any MOVX @DPTR instruction 10: +2 after any MOVX @DPTR instruction 11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable 1: Enable					
21 ATMS/ATMD R/W 00 Automatically increase/decrease DPTR (if ATME applied) 00: +1 after any MOVX @DPTR instruction 01: -1 after any MOVX @DPTR instruction 10: +2 after any MOVX @DPTR instruction 11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable	Bit	Field	Туре	Initial	Description
00: +1 after any MOVX @DPTR instruction 01: -1 after any MOVX @DPTR instruction 10: +2 after any MOVX @DPTR instruction 11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable	73	Reserved	R	0x0	
01: -1 after any MOVX @DPTR instruction 10: +2 after any MOVX @DPTR instruction 11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable	21	ATMS/ATMD	R/W	00	Automatically increase/decrease DPTR (if ATME applied)
10: +2 after any MOVX @DPTR instruction 11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable					00: +1 after any MOVX @DPTR instruction
11: -2 after any MOVX @DPTR instruction 0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable					01: -1 after any MOVX @DPTR instruction
0 ATME R/W 0 Automatically increase/decrease DPTR function 0: Disable					10: +2 after any MOVX @DPTR instruction
0: Disable					11: -2 after any MOVX @DPTR instruction
	0	ATME	R/W	0	Automatically increase/decrease DPTR function
1: Enable					0: Disable
					1: Enable



6 Special Function Registers

6.1 Special Function Register Memory Map

BIN	000	001	010	011	100	101	110	111
F8	-	POM	P1M	P2M	-	-	-	PFLAG
F0	В	P0UR	P1UR	P2UR	_	-	-	SRST
E8	-	-	-	-	-	-	-	-
EO	ACC	SPSTA	SPCON	SPDAT	POOC	CLKSEL	CLKCMD	TCON0
D8	S0CON2	-	I2CDAT	I2CADR	I2CCON	12CSTA	SMBSEL	SMBDST
D0	PSW	IEN4	ADM	ADB	ADR	VREFH	P1CON	-
C8	T2CON	-	CRCL	CRCH	TL2	TH2	СМРТ	-
CO	IRCON	CCEN	CCL1	CCH1	CCL2	CCH2	CCL3	CCH3
В8	IEN1	IP1	SORELH	PW1DH	PW1DL	PW1A	PW1CH	IRCON2
ВО	-	-	-	-	-	-	-	-
A8	IEN0	IP0	SORELL	PW1M	PW1YL	PW1YH	PW1BL	PW1BH
Α0	P2	-	-	-	-	-	-	-
98	SOCON	S0BUF	IEN2	ОРМ	СМРМ	-	P2CON	-
90	P1	P1W	-	DPC	PECMD	PEROML	PEROMH	PERAM
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PEDGE
80	P0	SP	DPL	DPH	-	-	WDTR	PCON

* Note: All SFRs in the left-most column are bit-addressable. (Every 0x0/0x8-ending SFR addresses are bit-addressable).



6.2 Special Function register Description

0x80 - 0x9F Registers Description

Register	Address	Description
Р0	0x80	Port 0 data buffer.
SP	0x81	Stack pointer register.
DPL	0x82	Data pointer low byte register.
DPH	0x83	Data pointer high byte register.
-	0x84	-
-	0x85	-
WDTR	0x86	Watchdog timer clear register.
PCON	0x87	System mode register.
TCON	0x88	Timer 0 / 1 controls register.
TMOD	0x89	Timer 0 / 1 mode register.
TL0	0x8A	Timer 0 counting low byte register.
TL1	0x8B	Timer 1 counting low byte register.
TH0	0x8C	Timer 0 counting high byte register.
TH1	0x8D	Timer 1 counting high byte register.
CKCON	0x8E	Extended cycle controls register.
PEDGE	0x8F	External interrupt edge controls register.
P1	0x90	Port 1 data buffer.
P1W	0x91	Port 1 wake-up controls register.
-	0x92	-
DPC	0x93	Data pointer controls register.
PECMD	0x94	In-System Program command register.
PEROML	0x95	In-System Program ROM address low byte
PEROMH	0x96	In-System Program ROM address high byte
PERAM	0x97	In-System Program RAM mapping address
SOCON	0x98	UART control register.
SOBUF	0x99	UART data buffer.
IEN2	0x9A	Interrupts enable register
ОРМ	0x9B	OP-AMP controls register.
СМРМ	0x9C	Comparator controls register.
-	0x9D	-
P2CON	0x9E	Port 2 configuration controls register.
-	0x9F	-



0xA0 - 0xBF Registers Description

	0xA0 0xA1 0xA2 0xA3 0xA4 0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF	Port 2 data buffer Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 b point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte. -
	0xA2 0xA3 0xA4 0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer high byte. PW1 B point dead band controls buffer high byte.
	0xA3 0xA4 0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer high byte. PW1 B point dead band controls buffer high byte.
	0xA4 0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer high byte. PW1 B point dead band controls buffer high byte.
- IENO IPO SORELL PW1M PW1YL PW1YH PW1BL PW1BH	0xA5 0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer high byte. PW1 B point dead band controls buffer high byte.
- IENO IPO SORELL PW1M PW1YL PW1YH PW1BL PW1BH	0xA6 0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer high byte. PW1 B point dead band controls buffer high byte.
- IENO IPO SORELL PW1M PW1YL PW1YH PW1BL PW1BH	0xA7 0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
IENO IPO SORELL PW1M PW1YL PW1YH PW1BL PW1BH	0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts enable register Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
IPO SORELL PW1M PW1YL PW1YH PW1BL	0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	Interrupts priority register. UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
SORELL PW1M PW1YL PW1YH PW1BL	0xAA 0xAB 0xAC 0xAD 0xAE 0xAF	UART reload low byte register. PW1 controls register. PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
PW1M PW1YL PW1YH PW1BL PW1BH	0xAB 0xAC 0xAD 0xAE 0xAF	PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
PW1YL PW1YH PW1BL PW1BH	0xAC 0xAD 0xAE 0xAF	PW1 cycle controls buffer low byte. PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
PW1YH PW1BL PW1BH	0xAD 0xAE 0xAF	PW1 cycle controls buffer high byte. PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
PW1BL PW1BH	0xAE 0xAF	PW1 B point dead band controls buffer low byte. PW1 B point dead band controls buffer high byte.
PW1BH	0xAF	PW1 B point dead band controls buffer high byte.
- (
- (- (0xB0	-
- !		
- !	0xB1	-
-	0xB2	-
	0xB3	-
	0xB4	-
-	0xB5	-
-	0xB6	-
-	0xB7	-
IEN1	0xB8	Interrupts enable register
IP1	0xB9	Interrupts priority register.
SORELH	0xBA	UART reload high byte register.
PW1DL	0xBB	PW1 duty controls buffer low byte.
PW1DH	0xBC	PW1 duty controls buffer high byte.
PW1A	0xBD	PW1 A point dead band controls buffer.
PW1CH		PW1 channel enable register.
IRCON2	0xBE	



0xC0 - 0xDF Registers Description

Dogistor	A d duo o o	Description
Register	Address	Description
IRCON	0xC0	Interrupts request register.
CCEN	0xC1	Timer 2 Compare /capture enable register.
CCL1	0xC2	Timer 2 Compare /capture module 1 low byte register.
CCH1	0xC3	Timer 2 Compare /capture module 1 high byte register.
CCL2	0xC4	Timer 2 Compare /capture module 2 low byte register.
CCH2	0xC5	Timer 2 Compare /capture module 2 high byte register.
CCL3	0xC6	Timer 2 Compare /capture module 3 low byte register.
CCH3	0xC7	Timer 2 Compare /capture module 3 high byte register.
T2CON	0xC8	Timer 2 controls register.
-	0xC9	-
CRCL	0xCA	Timer 2 Compare/capture module 0 & reload function low byte register.
CRCH	0xCB	Timer 2 Compare/capture module 0 & reload function high byte register.
TL2	0xCC	Timer 2 counting low byte register.
TH2	0xCD	Timer 2 counting high byte register.
CMPT	0xCE	Comparator with PWM triggers select register.
-	0xCF	-
PSW	0xD0	System flag register.
IEN4	0xD1	Interrupts enable register
ADM	0xD2	ADC controls register.
ADB	0xD3	ADC data buffer.
ADR	0xD4	ADC resolution selects register.
VREFH	0xD5	ADC reference voltage controls register.
P1CON	0xD6	Port 1 configuration controls register.
-	0xD7	-
S0CON2	0xD8	UART baud rate controls register.
-	0xD9	-
I2CDAT	0xDA	I2C data buffer.
I2CADR	0xDB	Own I2C slave address.
I2CCON	0xDC	I2C interface operation control register.
I2CSTA	0xDD	I2C Status Code.
SMBSEL	0xDE	SMBus mode controls register.
SMBDST	0xDF	SMBus internal timeout register.
		· · · · · · · · · · · · · · · · · · ·



0xE0 - 0xFF Registers Description

Register	Address	Description
ACC	0xE0	Accumulator register.
SPSTA	0xE1	SPI statuses register.
SPCON	0xE2	SPI control register.
SPDAT	0xE3	SPI data buffer.
POOC	0xE4	Open drain controls register.
CLKSEL	0xE5	Clock switch selects register.
CLKCMD	0xE6	Clock switch controls Register.
TCON0	0xE7	Timer 0 / 1 clock controls register.
_	0xE8	-
_	0xE9	-
-	0xEA	-
-	0xEB	-
-	0xEC	-
-	0xED	-
-	0xEE	-
-	0xEF	-
В	0xF0	Multiplication/ division instruction data buffer.
POUR	0xF1	Port 0 pull-up resister controls register.
P1UR	0xF2	Port 1 pull-up resister controls register.
P2UR	0xF3	Port 2 pull-up resister controls register.
-	0xF4	-
-	0xF5	-
-	0xF6	-
SRST	0xF7	Software reset controls register.
-	0xF8	-
POM	0xF9	Port 0 input/output mode register.
P1M	0xFA	Port 1 input/output mode register.
P2M	0xFB	Port 2 input/output mode register.
-	0xFC	-
-	0xFD	-
-	0xFE	-
PFLAG	0xFF	Reset flag register.



6.3 System Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
В	В7	В6	B5	B4	В3	B2	B1	В0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р

ACC Register (0xE0)

Bit	Field	Туре	Initial	Description	
70	ACC[7:0]	R/W	0x00	0x00 The ACC is an 8-bit data register responsible for	
				transferring or manipulating data between ALU and data	
				memory. If the result of operating is overflow (OV) or	
				there is carry (C or AC) and parity (P) occurrence, then	
				these flags will be set to PSW register.	

B Register (0xF0)

Bit	Field	Туре	Initial	Description
70	B[7:0]	R/W	0x00	The B register is used during multiplying and division
			instructions. It can also be used as a scratch-pad regist	
				to hold temporary data.





PSW Register (0xD0)

Bit	Field	Туре	Initial	Description
7	CY	R/W	0	Carry flag.
				0: Addition without carry, subtraction with borrowing
				signal, rotation with shifting out logic "0", comparison
				result < 0.
				1: Addition with carry, subtraction without borrowing,
				rotation with shifting out logic "1", comparison
				result ≥ 0.
6	AC	R/W	0	Auxiliary carry flag.
				0: If there is no a carry-out from 3rd bit of Accumulator
				in BCD operations.
				1: If there is a carry-out from 3rd bit of Accumulator in
				BCD operations.
5	F0	R/W	0	General purpose flag 0. General purpose flag available
				for user.
43	RS[1:0]	R/W	00	Register bank select control bit, used to select working
				register bank.
				00: 00H – 07H (Bnak0)
				01: 08H – 0FH (Bnak1)
				10: 10H – 17H (Bnak2)
				11: 18H – 1FH (Bnak3)
2	OV	R/W	0	Overflow flag.
				0: Non-overflow in Accumulator during arithmetic
				Operations.
				1: overflow in Accumulator during arithmetic
				Operations.
1	F1	R/W	0	General purpose flag 1. General purpose flag available
				for user.
0	P	R	0	Parity flag. Reflects the number of '1's in the
				Accumulator.
				0: if Accumulator contains an even number of '1's.



6.4 Register Declaration

SN8F5703 has many registers to control various functions, but SFR name is not predefined in the C51 / A51 compiler. To make programming easier and therefore need to add header files to declare SFR name.

When using the assembly code programs, please add the following sentence.

```
1 $NOMOD51; Do not recognize the 8051-specific predefined special register.
2 #include <SN8F5703.H>
```

When using the C code programs, please add the following sentence.

```
1 #include <SN8F5703.H>
```

After adding the header file, user can use name of registers to program. During compilation, the compiler will register name translate into register position through the header file.

Different devices need to use a different header file to declare, but the option file is to use the same.

Device	Header file	Options file	
SN8F5703	SN8F5703.h		
SN8F570320	SN8F570320.h		
SN8F570321	SN8F570321.h	OPTIONS_SN8F5703.A51	
SN8F570310	SN8F570310.h		
SN8F570311	SN8F570311.h		




7 Reset and Power-on Controller

The reset and power-on controller has five reset sources: low voltage detectors (LVDs), watchdog, programmable external reset pin, and software reset. The first three sources would trigger an additional power-on sequence. Subsequently, the microcontroller initializes all registers and starts program execution with its reset vector (ROM address 0x0000).

7.1 Configuration of Reset and Power-on Controller

SONIX publishes an *OPTIONS_SN8F5703.A51* file in *SN-Link Driver for Keil C51.exe* (downloadable on cooperative website: www.sonix.com.tw). This *options file* contains appropriate parameters of reset sources and CPU clock source selection, and is strongly recommended to add to Keil project. *SN8F5000 Debug Tool Manual* provides the further detail of this configuration. The option items are as following:

- Program Memory Security
- CPU Clock Source
- Noise Filter
- Reset Source : VDD Voltage (Low Voltage Detection)
- Reset Source : External Reset / GPIO Shared Pin
- Reset Source : Watchdog Reset & Overflow Period



The code option is the system hardware configurations including oscillator type, noise filter option, watchdog timer operation, LVD option, reset pin option and flash ROM security control. The code






option items are as following table:

Code Option	Content	Function Description		
Program Memory	Security Disable	Disable ROM code Security function		
Security	Security Enable	Enable ROM code Security function		
CPU Clock Source	IHRC 32MHz	High speed internal 32MHz RC. XIN/XOUT		
		pins are bi-direction GPIO mode		
	IHRC 32MHz with RTC	High speed internal 32MH RC with low speed		
		crystal/resonator (e.g. 32.768kHz). Low		
		speed crystal/resonator for Timer 0 real time		
		clock.		
	X'tal 12MHz	High speed crystal /resonator (e.g. 12MHz)		
		for external high clock oscillator		
	X'tal 4MHz	Standard crystal /resonator (e.g. 4M) for		
		external high clock oscillator		
	External Clock	XIN pin connect external clock (1M ~32M),		
		XOUT pin is bi-direction GPIO mode		
Noise Filter	Disable	Disable Noise Filter		
	Enable	Enable Noise Filter		
LVD	LVD_L	LVD will reset chip if VDD is below 1.8V		
External Reset	Reset with De-bounce	Enable External reset pin with De-bounce		
	Reset without De-bounce	Enable External reset pin without De-bounce		
	GPIO with P02	Enable P02		
Watchdog Reset	Always	Watchdog timer is always on enable even in		
		STOP mode and IDLE mode		
	Enable	Enable watchdog timer. Watchdog timer		
		stops in STOP mode and IDLE mode		
	Disable	Disable Watchdog function		
Watchdog Overflow	64ms	Watchdog timer clock source F _{ILRC} /4		
Period	128ms	Watchdog timer clock source F _{ILRC} /8		
	256ms	Watchdog timer clock source F _{ILRC} /16		
	512ms	Watchdog timer clock source F _{ILRC} /32		



7.2 Power-on Sequence

A power-on sequence would be triggered by LVD, watchdog, and external reset pin. It takes place between the end of reset signal and program execution. Overall, it includes two stages: power stabilization period, and clock stabilization period.




The power stabilization period spends 4.6ms in typical condition. Afterward the microcontroller fetches CPU Clock Source selection automatically. The selected clock source would be driven, and the system counts 2048 times of the clock period and 5 times of the internal low-speed oscillator clocks to ensure its reliability.

 Note: In high power noise environment, user can put 10ohm resistor in the front of 0.1uF capacitor & VDD PAD to suppress power noise and avoid IC damage.



7.3 LVD Reset

The low voltage detectors monitor VDD pin's voltage at only one level: 1.8 V. Depend on low voltage detection configuration, the comparison result can be seen as a system reset signal. The table below lists low voltage detection configuration, LVD_L, and the results of VDD pin's condition.



Condition	LVD_L
VDD ≤ 1.8 V	Reset



7.4 Watchdog Reset

Watchdog is a periodic reset signal generator for the purpose of monitoring the execution flow. Its internal timer is expected to be cleared in a check point of program flow; therefore, the actual reset signal would be generated only after a software problem occurs. Writing 0x5A to WDTR is the proper method to place a check point in program.

1 WDTR =
$$0 \times 5A$$
;

Watchdog timer interval time = 256 * 1/ (Internal Low-Speed oscillator frequency/WDT Pre-scalar) = $256 / (F_{ILRC} / WDT Pre-scaler)$...sec

Internal low-speed	WDT	Watchdog interval time
oscillator	pre-scaler	
	F _{ILRC} /4	256/(16000/4)=64ms
F 16 MI-	F _{ILRC} /8	256/(16000/8)=128ms
F _{ILRC} =16 kHz	F _{ILRC} /16	256/(16000/16)=256ms
	F _{ILRC} /32	256/(16000/32)=512ms

The operation mode of watchdog is configurable in options file:

Always mode counts its internal timer in all CPU operation modes (normal, IDLE, SLEEP);

Enable mode counts its internal timer during CPU stays in normal mode, and it would not trigger watchdog reset in IDLE and STOP modes;

Disable mode suspends its internal timer at all CPU modes, and the watchdog would not trigger in this condition.


When watchdog is operating in always mode, the system will consume additional power.



7.5 External Reset Pin

Programmable external reset pin is configurable in *options file*. Once it is enabled, it monitors its shared pin's logic level. A logical low (lower than 30% of VDD) would immediately trigger system reset until the input is recovered to high (lager than 70% of VDD).

An optional de-bounce period can improve reset signal's stability. Instead of immediate reset, the system reset requires an 8-ms-long logic low to avoid bouncing from a button key. Any signal lower than de-bounce period would not affect the CPU's execution.



* Note:

- 1. The reset circuit is no any protection against unusual power or brown out reset on the left side of the figure.
- 2. The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS) on the right side of the figure.

7.6 Software Reset

A software reset would be generated after consecutively set SRSTREQ register. As a result, this procedure enables firmware's ability to reset microcontroller (e.g. reset after firmware update). The following sample C code repeatedly set the least bit of SRST register to perform software reset.

```
1 SRST = 0 \times 01;
2 SRST = 0 \times 01;
```



7.7 Reset and Power-on Controller Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	POR	WDT	RST	-	-	-	-	-
SRST	-	-	-	-	-	-	-	SRSTREQ
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0

PFLAG Register

	•			
Bit	Field	Туре	Initial	Description
7	POR	R	-	This bit is automatically set if the microcontroller has
				been reset by LVD.
6	WDT	R	-	This bit is automatically set if the microcontroller has
				been reset by watchdog.
5	RST	R	-	This bit is automatically set if the microcontroller has
				been reset by external reset pin.
40	Reserved	R	0	

SRST Register

Bit	Field	Type	Initial	Description
71	Reserved	R	0	
0	SRSTREQ	R/W	-	Read: This bit is automatically set if the microcontroller has been reset by software reset. Write: Consecutively set this bit for two times to trigger software reset.

WDTR Register (0x86)

Bit	Field	Туре	Initial	Description
70	WDTR[7:0]	W	-	Watchdog clear is controlled by WDTR register. Moving
				0x5A data into WDTR is to reset watchdog timer.



8 System Clock and Power Management

For power saving purpose, the microcontroller built in three different operation modes: normal, IDLE, and STOP mode.

The normal mode means that CPU and peripheral functions are under normally execution. The system clock is based on the combination of source selection, clock divider, and program memory wait state. IDLE mode is the situation that temporarily suspends CPU clock and its execution, yet it remains peripherals' functionality (e.g. timers, PWM, SPI, UART, and I2C). By contrast, STOP mode disables all functions and clock generator until a wakeup signal to return normal mode.

8.1 System Clock

The microcontroller includes an on-chip clock generator (IHRC 32MHz), crystal/resonator driver, and an external clock input. The reset and power-on controller automatically loads clock source selection during power-on sequence. Therefore, the selected clock source is seen as 'fosc' domain which is a fixed frequency at any time.


Subsequently, the selected clock source (fosc) is divided by 1 to 128 times which is controlled by CLKSEL register. The CPU input the divided clock as its operation base (named fcpu). Applying CLKSEL's setting when CLKCMD register be written 0x69.

```
1 CKCON = 0x70; // For change safely the system clock

2 CLKSEL = 0x05; // Set fcpu = fosc / 4

3 CLKCMD = 0x69; // Apply CLKSEL's setting

CKCON = 0x00; // IROM fetch = fcpu / 1
```



ROM interface is built in between CPU and IROM (program memory). It optionally extends the data fetching cycle in order to support lower speed program memory.

IROM fetching cycle (Instruction cycle) ≤ **8MHz**



Note: For user develop program in C language or assembly, the first line of the program "must be set" CKCON = 0x70, CLKSEL = $0x07\sim0x00$, CLKMD = 0x69 and then set CKCON = $0x00\sim0x70$, this priority cannot be modified.

System clock rate and program memory extended cycle limitation as follows.


Code Option CPU Clock Source	Fcpu = CLKSEL[2:0]	IROM Fetch = CKCON[6:4]
IHRC 32M IHRC 32M with RTC External Clock (16-32MHz)	Only Support 000 = fosc / 128 001 = fosc / 64 010 = fosc / 32 011 = fosc / 16 100 = fosc / 8 101 = fosc / 4	
X'tal 12M (Crystal 8-16MHz) External Clock (8-16MHz)	Only Support 000 = fosc / 128 001 = fosc / 64 010 = fosc / 32 011 = fosc / 16 100 = fosc / 8 101 = fosc / 4 110 = fosc / 2	Support 000 = fcpu / 1 => Recommend! 001 = fcpu / 2 010 = fcpu / 3 011 = fcpu / 4 100 = fcpu / 5 101 = fcpu / 6 110 = fcpu / 7
X'tal 12M (Crystal 4-8MHz) X'tal 4M (Crystal 1-4MHz) External Clock (1-8MHz)	Support 000 = fosc / 128 001 = fosc / 64 010 = fosc / 32 011 = fosc / 16 100 = fosc / 8 101 = fosc / 4 110 = fosc / 2 111 = fosc / 1	111 = fcpu / 8



8.2 High Speed Clock and Real time clock

High-speed clock has internal and external two-type. The external high-speed clock includes 4MHz, 12MHz crystal/ceramic and external clock input mode. The internal high-speed oscillator is 32MHz RC type. These high-speed oscillators are selected by SN8F5703_OPTIONS.A51.

- IHRC 32M: The system high-speed clock source is internal high-speed 32MHz RC type oscillator. In the mode, XIN and XOUT pins are bi-direction GPIO mode, and not to connect any external oscillator device.
- IHRC 32M with RTC: The system high-speed clock source is internal high-speed 32MHz RC type oscillator. In the mode, the XIN and XOUT pins switch to crystal mode to drive an off-chip 32.768 kHz crystal.
- X'tal 12M: The system high-speed clock source is external high-speed crystal/ceramic. The oscillator bandwidth is 4MHz~16MHz and connected to XIN/XOUT pins with 20pF capacitors to ground.
- X'tal 4M: The system high-speed clock source is external high-speed crystal/resonator. The oscillator bandwidth is 1MHz~4MHz and connected to XIN/XOUT pins with 20pF capacitors to ground.
- External Clock: The system high-speed clock source is external clock input mode. The input signal only connects to XIN pin, and the XOUT pin is bi-direction GPIO mode.



SN8F5703 supplies external low-speed clock (f_{RTC}) for the real time clock of Timer 0. In IHRC 32M with RTC mode, the XIN and XOUT pins switch to crystal mode to drive an off-chip 32.768 kHz crystal. The crystal is connected to XIN/XOUT pins with 20pF capacitors to ground.



8.3 Noise Filter

The Noise Filter controlled by Noise Filter option is a low pass filter and supports crystal mode. The purpose is to filter high rate noise coupling on high clock signal from external oscillator. In high noisy environment, enable Noise Filter option is the strongly recommendation to reduce noise effect.

8.4 Power Management

After the end of reset signal and power-on sequence, the CPU starts program execution at the speed of fcpu. Overall, the CPU and all peripherals are functional in this situation (categorized as normal mode).

The least two bits of PCON register (IDLE at bit 0 and STOP at bit 1) control the microcontroller's power management unit.

If IDLE bit is set by program, only CPU clock source would be gated. Consequently, peripheral functions (such as timers, PWM, and I2C) and clock generator (IHRC 32 MHz/crystal driver) remain execution in this status. Any change from PO/P1 input and interrupt events can make the microcontroller turns back to normal mode, and the IDLE bit would be cleared automatically.

- Any function can work in IDLE mode. Only CPU is suspended
- The IDLE mode wake-up sources are P0/P1 level change trigger and any interrupt event.

If STOP bit is set, by contrast, CPU, peripheral functions, and clock generator are suspended. Data storage in registers and RAM would be kept in this mode. Any change from PO/P1 can wake up the microcontroller and resume system's execution. STOP bit would be cleared automatically.

- CPU, peripheral functions, and clock generator are suspended.
- The STOP mode wake-up source is PO/P1 level change trigger.

For user who is develop program in C language, IDLE and STOP macros is strongly recommended to control the microcontroller's system mode, instead of set IDLE and STOP bits directly.

```
1 IDLE();
2 STOP();
```

Note: Into IDLE mode or STOP mode by "Assembly Language" must be using MOV instruction.




8.5 System Clock Timing


Parameter	Symbol	Description	Typical
Hardware configuration time	Tcfg	8* F _{ILRC} +2 ¹⁷ *F _{IHRC}	4.6ms @ $F_{ILRC} = 16kHz \&$ $F_{IHRC} = 32MHz$
Oscillator start up time	Tost	The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator. The RC type oscillator's start-up time is faster than crystal type oscillator.	-
Oscillator warm-up time	Tosp	Oscillator warm-up time of reset condition. 2048*F _{hosc} + 5*F _{ILRC} (Power on reset, LVD reset, watchdog reset, external reset pin active.)	825us @ F _{hosc} = 4MHz 441us @ F _{hosc} = 16MHz 377us @ F _{hosc} = 32MHz
		Oscillator warm-up time of power down mode wake-up condition. 2048*F _{hosc} + 5*F _{ILRC} Crystal/resonator type oscillator, e.g. 32768Hz crystal, 4MHz crystal, 16MHz crystal 64*F _{hosc} + 5*F _{ILRC} RC type oscillator, e.g. internal high-speed RC type oscillator.	X'tal: 825us @ F _{hosc} = 4MHz 441us @ F _{hosc} = 16MHz RC: 315us @ F _{hosc} = 32MHz




Power On Reset Timing




External Reset Pin Reset Timing



Watchdog Reset Timing




STOP Mode Wake-up Timing






IDLE Mode Wake-up Timing



Oscillator Start-up Time

The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator.





8.6 System Clock and Power Management Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CKCON	-	PWSC2	PWSC1	PWSC0	ESYN	EWSC2	EWSC1	EWSC0
CLKSEL	-	-	-	-	-	CLKSEL2	CLKSEL1	CLKSEL0
CLKCMD	CMD7	CMD6	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0
PCON	SMOD	-	-	-	P2SEL	GF0	STOP	IDLE
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W

CKCON Register (0x8E)

CKCOI	v Kegister (UX8E)		
Bit	Field	Туре	Initial	Description
7	Reserved	R	0	
64	PWSC[2:0]	R/W	111	Extended cycle(s) applied to reading program memory
				000: non
				001: 1 cycle
				010: 2 cycles
				011: 3 cycles
				100: 4 cycles
				101: 5 cycles
				110: 6 cycles
				111: 7 cycles
3	ESYN	R/W	0	Extended extra cycles to write XRAM
20	EWSC[2:0]	R/W	001	Extended cycle(s) applied to reading XRAM
				000: non
				001: 1 cycle
				010: 2 cycles
				011: 3 cycles
				100: 4 cycles
				101: 5 cycles
				110: 6 cycles
				111: 7 cycles



CLKSEL Register (0xE5)

Bit	Field	Туре	Initial	Description
73	Reserved	R	0x00	
20	CLKSEL[2:0]	R/W	111	CLKSEL would be applied by writing CLKCMD.
				000: fcpu = fosc / 128
				001: fcpu = fosc / 64
				010: fcpu = fosc / 32
				011: fcpu = fosc / 16
				100: fcpu = fosc / 8
				101: fcpu = fosc / 4
				110: fcpu = fosc / 2
				111: fcpu = fosc / 1

CLKCMD Register (0xE6)

Bit	Field	Туре	Initial	Description
70	CMD[7:0]	W	0x00	Writing 0x69 to apply CLKSEL's setting.

PCON Register (0x87)

Bit	Field	Туре	Initial	Description
7				Refer to other chapter(s)
64	Reserved	R	0x00	
3	P2SEL	R/W	1	High-order address byte configuration bit. Chooses the
				higher byte of address ("XRAM [15:8]") during MOVX
				@Ri operations
				0: The "XRAM[15:8]" = "P2REG". The "P2REG" is the
				contents of Port2 output register.
				1: The "XRAM[15:8]" = 0x00.
2	GF0	R/W	0	General Purpose Flag
1	STOP	R/W	0	1: Microcontroller switch to STOP mode
0	IDLE	R/W	0	1: Microcontroller switch to IDLE mode

P1W Register (0x91)


Bit	Field	Туре	Initial Description	
70	P1nW	R/W	0	0: Disable P1.n wakeup functionality
				1: Enable P1.n wakeup functionality



9 System Operating Mode

The chip builds in three operating mode for difference clock rate and power saving reason. These modes control oscillators, op-code operation and analog peripheral devices' operation.

- Normal mode: System high-speed operating mode
- IDLE mode: System idle mode (Green mode)
- STOP mode: System power saving mode (Sleep mode)





The operating mode clock control as following table:

Operating Mode	Normal Mode	IDLE Mode	STOP Mode	
IHRC	IHRC: Running	IHRC: Running	Ston	
IIIKC	Ext. OSC: Disable	Ext. OSC: Disable	Stop	
ILRC	Running	Running	Watchdog always: Running	
	8	8	Other : stop	
Ext. OSC	IHRC: Disable	IHRC: Disable	Stop	
	Ext. OSC : Running	Ext. OSC : Running	3.50	
CPU instruction	Executing	Stop	Stop	
Timer 0	Active by TR0	Active by TR0	Inactive	
(Timer, Event counter)	Active by Tho	Active by TNO	mactive	
Timer 1	Active by TR1	Active by TR1	Inactive	
(Timer, Event counter)	Active by TN1	Active by TRI	mactive	
Timer 2	Active as enable	Active as enable	Inactive	
(Timer, capture, T2COM)	Active as enable	Active as enable	mactive	
PWM	Active as enable	Active as enable	Inactive	
UART	Active as enable	Active as enable	Inactive	
SPI	Active as enable	Active as enable	Inactive	
I2C	Active as enable	Active as enable	Inactive	
ADC	Active as enable	Active as enable	Inactive	
Comparator	Active as enable	Active as enable	Active as enable	
OPA	Active as enable	Active as enable	Active as enable	
Watchdag timer	By Watchdog	By Watchdog	By Watchdog	
Watchdog timer	Code option	Code option	Code option	
Internal interrupt	All active	All active	All inactive	
External interrupt	All active	All active	All inactive	
		PO, P1, Reset, All		
Wakeup source		interrupt in EAL = 1	PO, P1, Reset	
wakeup source		& function interrupt	ru, ri, Neset	
		enable		

• Ext. OSC: External high/low-speed oscillator (XIN/XOUT).

• IHRC: Internal high-speed oscillator RC type.

• ILRC: Internal low-speed oscillator RC type.



9.1 Normal Mode

The Normal Mode is system high clock operating mode. The system clock source is from high speed oscillator. The program is executed. After power on and any reset trigger released, the system inserts into normal mode to execute program. When the system is wake-up from STOP/IDLE mode, the system also inserts into normal mode. In normal mode, the high speed oscillator is active, and the power consumption is largest of all operating modes.

- The program is executed, and full functions are controllable.
- The system rate is high speed.
- The high speed oscillator and internal low speed RC type oscillator are active.
- Normal mode can be switched to other operating modes through PCON register.
- STOP/IDLE mode is wake-up to normal mode.

9.2 STOP Mode

The STOP mode is the system ideal status. No program execution and oscillator operation. Only internal regulator is active to keep all control gates status, register status and SRAM contents. The STOP mode is waked up by PO/P1 hardware level change trigger. PO wake-up function is always enables. The STOP mode is wake-up to normal mode. Inserting STOP mode is controlled by stop bit of PCON register. When stop = 1, the system inserts into STOP Mode. After system wake-up from STOP mode, the stop bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- All oscillators including external high/low speed oscillator, internal high speed oscillator and internal low speed oscillator stop.
- Only internal regulator is active to keep all control gates status, register status and SRAM contents.
- The system inserts into normal mode after wake-up from STOP mode.
- The STOP mode wake-up source is PO/P1 level change trigger.



9.3 IDLE Mode

The IDLE mode is another system ideal status not like STOP mode. In STOP mode, all functions and hardware devices are disabled. But in IDLE mode, the system clock source keeps running, so the power consumption of IDLE mode is larger than STOP mode. In IDLE mode, the program isn't executed, but the timer with wake-up function is active as enabled, and the timer clock source is the non-stop system clock. The IDLE mode has 2 wake-up sources. One is the PO/P1 level change trigger wake-up. The other one is any interrupt in EAL = 1 & function interrupt enable. That's mean users can setup any function with interrupt enable, and the system is waked up until the interrupt issue. Inserting IDLE mode is controlled by idle bit of PCON register. When idle = 1, the system inserts into IDLE mode. After system wake-up from IDLE mode, the idle bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- Only the timer with wake-up function is active.
- The oscillator to be the system clock source keeps running, and the other oscillators operation is depend on system operation mode configuration.
- If inserting IDLE mode from normal mode, the system insets to normal mode after wake-up.
- The IDLE mode wake-up sources are PO/P1 level change trigger.
- If the function clock source is system clock, the functions are workable as enabled and under IDLE mode, e.g. Timer, PWM, event counter...
- All interrupt in EAL = 1 & function interrupt enable can wake-up in IDLE mode.



9.4 Wake up

Under STOP mode (sleep mode) or idle mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode. The wakeup trigger sources are external trigger (PO/P1 level change) and internal trigger (any interrupt in EAL = 1 & function interrupt enable). The wakeup function builds in interrupt operation issued request flag and trigger system executing interrupt service routine as system wakeup occurrence.

When the system is in STOP mode the high clock oscillator stops. When waked up from STOP mode, MCU waits for 2048 external high-speed oscillator clocks + 5 internal low-speed oscillator clocks and 64 internal high-speed oscillator clocks + 5 internal low-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

The value of the external high clock oscillator wakeup time is as the following.

The Wakeup time = 1/Fosc * 2048 (sec) + 1/Flosc * 5 + high clock start-up time

Example: In STOP mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 2048 + 1/Flosc * 5 = 0.825 ms (Fosc = 4MHz)

The total wakeup time = 0.825 ms + oscillator start-up time

The value of the internal high clock oscillator RC type wakeup time is as the following.

The Wakeup time = 1/Fosc * 64 (sec) + 1/Flosc * 5 + high clock start-up time

Example: In STOP mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 64 + 1/Flosc * 5 = 315 us (Fhosc = 32MHz)

Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.

Under STOP mode and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The wake-up trigger edge is level changing in rising edge or falling edge. The Port 0 and Port 1 have wakeup function. Port 0 wakeup functions always enables, but the Port 1 is controlled by the P1W register.

P1W Register (0x91)

Bit	Field	Туре	Initial	Description
70	P1nW	R/W	0	0: Disable P1.n wakeup functionality
				1: Enable P1.n wakeup functionality



10 Interrupt

The MCU provides 15 interrupt sources (2 external and 13 interrupt) with 4 priority levels. Each interrupt source includes one or more interrupt request flag(s). When interrupt event occurs, the associated interrupt flag is set to logic 1. If both interrupt enable bit and global interrupt (EAL=1) are enabled, the interrupt request is generated and interrupt service routine (ISR) will be started. Most interrupt request flags must be cleared by software. However, some interrupt request flags can be cleared by hardware automatically. In the end, ISR is finished after complete the RETI instruction. The summary of interrupt source, interrupt vector, priority order and control bit are shown as the table below.

Interrupt	Enable Interrupt	Request (IRQ)	IRQ Clearance	Priority / Vector
System Reset	-	-	-	0 / 0x0000
INT0	EX0	IE0	Automatically	1 / 0x0003
PWM1	EPWM1	PWM1F	By firmware	2 / 0x0083
I2C	EI2C	SI	By firmware	3 / 0x0043
Timer 0	ET0	TF0	Automatically	4 / 0x000B
ADC	EADC	ADCF	By firmware	5 / 0x008B
SPI	ESPI	SPIF / MODF	By firmware	6 / 0x004B
INT1	EX1	IE1	Automatically	7 / 0x0013
Comparator	ECMP	CMPF	By firmware	8 / 0x0093
T2COM0	ET2C0	TF2C0	Automatically	9 / 0x0053
Timer 1	ET1	TF1	Automatically	10 / 0x001B
T2COM1	ET2C1	TF2C1	Automatically	11 / 0x005B
UART	ES0	TIO / RIO	By firmware	12 / 0x0023
T2COM2	ET2C1	TF2C2	Automatically	13 / 0x0063
Timer 2	ET2 / ET2RL	TF2 / TF2RL	By firmware	14 / 0x002B
T2COM3	ET2C3	TF2C3	Automatically	15 / 0x006B

* Note: Don't clear Interrupt request flags by firmware when Interrupt request flags can be cleared by hardware automatically.



10.1 Interrupt Operation

Interrupt operation is controlled by interrupt request flag and interrupt enable bits. Interrupt request flag is interrupt source event indicator, no matter what interrupt function status (enable or disable). Both interrupt enable bit and global interrupt (EAL=1) are enabled, the system executes interrupt operation when each of interrupt request flags actives. The program counter points to interrupt vector (0x03 - 0x93) and execute ISR.

10.2 Interrupt Priority

Each interrupt source has its specific default priority order. If two interrupts occurs simultaneously, the higher priority ISR will be service first. The lower priority ISR will be serviced after the higher priority ISR completes. The next ISR will be service after the previous ISR complete, no matter the priority order.

For special priority needs, 4-level priority levels (Level 0 – Level 3) are used. All interrupt sources are classified into 6 priority groups (Group0 – Group5). Each group can be set one specific priority level. Priority level is selected by IPO/IP1 registers. Level 3 is the highest priority and Level 0 is the lowest. The interrupt sources inside the same group will share the same priority level. With the same priority level, the priority rule follows default priority.

Priority Level	IP1.x	IP0.x
Level 0	0	0
Level 1	0	1
Level 2	1	0
Level 3	1	1


The ISR with the higher priority level can be serviced first; even can break the on-going ISR with the lower priority level. The ISR with the lower priority level will be pending until the ISR with the higher priority level completes.

Group	Interrupt Source						
Group 0	INT0	PWM1	I2C				
Group 1	Timer 0	ADC	SPI				
Group 2	INT1	Comparator	T2COM0				
Group 3	Timer 1		T2COM1				
Group 4	UART		T2COM2				
Group 5	Timer 2		T2COM3				




When more than one interrupt request occur, the highest priority request must be executed first. Choose the highest priority request according natural priority and priority level. The steps are as the following:

- 1. Choose the groups which have the highest priority level between all groups.
- 2. Choose the group which is the highest nature priority between the groups with the highest priority level.
- 3. Choose the ISR which has the highest nature priority inside the group with the highest priority.



As the example, group5 has the highest priority level and group0~group2 have the lowest priority level. It means the interrupt vector in group5 has the highest interrupt priority, the 2nd interrupt priority in group4 and the 3rd interrupt priority in group3. Group0~ group2 have the same priority level thus the nature priority rule will be followed. Therefore, interrupt priority will be group5> group4> group3> group0> group1> group2.





IPO, IP1 Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP0	-	-	IP05	IP04	IP03	IP02	IP01	IP00
IP1	-	-	IP15	IP14	IP13	IP12	IP11	IP10

IPO Register (OXA9)

Bit	Field	Туре	Initial	Description
50	IP0[5:0]	R/W	0	Interrupt priority. Each bit together with corresponding bit from IP1 register specifies the priority level of the respective interrupt priority group.
Else	Reserved	R	0	

IP1 Register (0XB9)

Bit	Field	Туре	Initial	Description
50	IP1[5:0]	R/W	0	Interrupt priority. Each bit together with corresponding bit from IPO register specifies the priority level of the respective interrupt priority group.
Else	Reserved	R	0	

10.3 Interrupt Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	ET2RL	-	ET2C3	ET2C2	ET2C1	ET2C0	ESPI	EI2C
IEN2	-	-	-	-	-	ECMP	EADC	-
IEN4	EPWM1	-	-	-	PWM1F	-	-	-
IRCON	TF2RL	TF2	TF2C3	TF2C2	TF2C1	TF2C0	-	-
IRCON2	-	-	-	-	-	-	CMPF	ADCF
TCON	TF1	TR1	TF0	TR0	IE1	-	IE0	-
S0CON	SM0	SM1	SM20	REN0	TB80	RB80	TI0	RI0
SPSTA	SPIF	WCOL	SSERR	MODF	-	-	-	-
I2CCON	CR2	ENS1	STA	STO	SI	AA	CR1	CR0





IENO Register (0XA8)

	tegiotei (eza te)			
Bit	Field	Type	Initial	Description
7	EAL	R/W	0	Enable all interrupt control bit.
				0: Disable all interrupt function.
				1: Enable all interrupt function.
5	ET2	R/W	0	T2 timer interrupt control bit
				0: Disable T2 interrupt function.
				1: Enable T2 interrupt function.
4	ES0	R/W	0	UART interrupt control bit.
				0: Disable UART interrupt function.
				1: Enable UART interrupt function.
3	ET1	R/W	0	T1 timer interrupt control bit.
				0: Disable T1 interrupt function.
				1: Enable T1 interrupt function.
2	EX1	R/W	0	External P0.2 interrupt (INT1) control bit.
				0: Disable INT1 interrupt function.
				1: Enable INT1 interrupt function.
1	ET0	R/W	0	T0 timer interrupt control bit.
				0: Disable T0 interrupt function.
				1: Enable T0 interrupt function
0	EX0	R/W	0	External P2.0 interrupt (INT0) control bit.
				0: Disable INTO interrupt function.
				1: Enable INTO interrupt function.
Else	Reserved	R	0	





IEN1 Register (0XB8)

	tegister (extes)			
Bit	Field	Туре	Initial	Description
7	ET2RL	R/W	0	T2 Timer external reload interrupt control bit.
				0: Disable T2 external reload interrupt function.
				1: Enable T2 external reload interrupt function.
5	ET2C3	R/W	0	T2 Timer COM3 interrupt control bit.
				0: Disable T2COM3 interrupt function.
				1: Enable T2COM3 interrupt function.
4	ET2C2	R/W	0	T2 Timer COM2 interrupt control bit.
				0: Disable T2COM2 interrupt function.
				1: Enable T2COM2 interrupt function.
3	ET2C1	R/W	0	T2 Timer COM1 interrupt control bit.
				0: Disable T2COM1 interrupt function.
				1: Enable T2COM1 interrupt function.
2	ET2C0	R/W	0	T2 Timer COM0 interrupt control bit.
				0: Disable T2COM0 interrupt function.
				1: Enable T2COM0 interrupt function.
1	ESPI	R/W	0	SPI interrupt control bit
				0: Disable SPI interrupt function.
				1: Enable SPI interrupt function.
0	EI2C	R/W	0	I2C interrupt control bit.
				0: Disable I2C interrupt function.
				1: Enable I2C interrupt function.
Else	Reserved	R	0	





IEN2 Register (0X9A)

Bit Field Type Initial	Description
Sie liela lype illicial	
2 ECMP R/W 0	Comparator interrupt control bit.
	0: Disable CMP interrupt function.
	1: Enable CMP interrupt function.
1 EADC R/W 0	ADC interrupt control bit.
	0: Disable ADC interrupt function.
	1: Enable ADC interrupt function.
Else Reserved R 0	

IEN4 Register (0XD1)

Bit	Field	Туре	Initial	Description
7	EPWM1	R/W	0	PWM1 interrupt control bit.
		·		0 = Disable PWM1 interrupt function.
				1 = Enable PWM1 interrupt function.
3	PWM1F	R/W	0	PWM1 interrupt request flag.
				0: None PWM1 interrupt request
				1: PWM1 interrupt request.
Else	Reserved	R	0	



IRCON Register (0xC0)

Bit	Field	Туре	Initial	Description
				·
7	TF2RL	R/W	0	T2 timer external reload interrupt request flag.
				0: None TF2RL interrupt request
				1: TF2RL interrupt request.
6	TF2	R/W	0	T2 timer interrupt request flag.
				0: None T2 interrupt request.
				1: T2 interrupt request.
5	TF2C3	R/W	0	T2 Timer COM3 interrupt request flag.
				0: None T2COM3 interrupt request.
				1: T2COM3 interrupt request.
4	TF2C2	R/W	0	T2 Timer COM2 interrupt request flag.
				0: None T2COM2 interrupt request.
				1: T2COM2 interrupt request.
3	TF2C1	R/W	0	T2 Timer COM1 interrupt request flag.
				0: None T2COM1 interrupt request.
				1: T2COM1 interrupt request.
2	TF2C0	R/W	0	T2 Timer COM0 interrupt request flag.
				0: None T2COM0 interrupt request.
				1: T2COM0 interrupt request.
Else	Reserved	R	0	

IRCON2 Register (0XBF)

	· ·	•		
Bit	Field	Туре	Initial	Description
1	CMPF	R/W	0	Comparator interrupt request flag.
				0: None CMP interrupt request.
				1: CMP interrupt request.
0	ADCF	R/W	0	ADC interrupt request flag.
				0: None ADC interrupt request.
				1: ADC interrupt request.
Else	Reserved	R	0	





TCON Register (0X88)

Bit	Field	Туре	Initial	Description
7	TF1	R/W	0	T1 timer external reload interrupt request flag.
				0: None T1 interrupt request
				1: T1 interrupt request.
5	TF0	R/W	0	T0 timer external reload interrupt request flag.
				0: None T0 interrupt request
				1: T0 interrupt request.
3	IE1	R/W	0	External P0.2 interrupt (INT1) request flag
				0: None INT1 interrupt request.
				1: INT1 interrupt request.
1	IEO	R/W	0	External P2.0 interrupt (INT0) request flag
				0: None INTO interrupt request.
				1: INTO interrupt request.
Else				Refer to other chapter(s)

SOCON Register (0X98)

5000	it hegister (oxise	''		
Bit	Field	Type	Initial	Description
1	TIO	R/W	0	UART transmit interrupt request flag. It indicates
				completion of a serial transmission at UART. It is set by
				hardware at the end of bit 8 in mode 0 or at the
				beginning of a stop bit in other modes. It must be
				cleared by software.
				0: None UART transmit interrupt request.
				1: UART transmit interrupt request.
0	RIO	R/W	0	UART receive interrupt request flag. It is set by hardware after completion of a serial reception at UART. It is set by hardware at the end of bit 8 in mode 0 or in the middle of a stop bit in other modes. It must be cleared by software. O: None UART receive interrupt request.
				1: UART receive interrupt request.
Else				Refer to other chapter(s)





SPSTA Register (0XE1)

Bit	Field	Type	Initial	Description			
7	SPIF	R	0	SPI complete communication flag			
				Set automatically at the end of communication			
				Cleared automatically by reading SPSTA, SPDAT registers			
4	MODF	R	0	Mode fault flag			
Else				Refer to other chapter(s)			

I2CCON Register (0XDC)

	·	<u>-</u>		
Bit	Field	Туре	Initial	Description
7	SI	R/W	0	Serial interrupt flag
				The SI is set by hardware when one of 25 out of 26
				possible I2C states is entered. The only state that does
				not set the SI is state F8h, which indicates that no
				relevant state information is available. The SI flag must
				be cleared by software. In order to clear the SI bit, '0'
				must be written to this bit. Writing a '1' to SI bit does
				not change value of the SI.
Else				Refer to other chapter(s)



10.4 Example

Defining Interrupt Vector. The interrupt service routine is following user assembly code program.

	ORG JMP	0 START	; 0000H ; Jump to user program address.
	ORG JMP ORG JMP	0X000B ISR_T0 0X0013 ISR_INT1	; Jump to interrupt service routine address.
	ORG JMP	0X008B ISR_ADC	
START:	ORG	OX00EC	; 00ECH, The head of user program. ; User program.
	 JMP	START	; End of user program.
ISR_TO:	PUSH PUSH	ACC PSW	; The head of interrupt service routine. ; Save ACC to stack buffer. ; Save PSW to stack buffer.
ISR ADC:	POP POP RETI	PSW ACC	; Load PSW from stack buffer. ; Load ACC from stack buffer. ; End of interrupt service routine.
ISK_ADC.	PUSH PUSH	ACC PSW	; Save ACC to stack buffer. ; Save PSW to stack buffer.
	POP POP RETI	PSW ACC	; Load PSW from stack buffer. ; Load ACC from stack buffer. ; End of interrupt service routine.
ISR_INT1	PUSH PUSH	ACC PSW	; ; Save ACC to stack buffer. ; Save PSW to stack buffer.
	POP POP RETI	PSW ACC	; Load PSW from stack buffer. ; Load ACC from stack buffer. ; End of interrupt service routine.
	END		; End of program.



11 GPIO

The microcontroller has up to 22 bidirectional general purpose I/O pin (GPIO). Unlike the original 8051 only has open-drain output, SN8F5703 builds in push-pull output structure to improve its driving performance.

11.1 Input and Output Control

The input and output direction control is configurable through POM to P2M registers. These bits specify each pin that is either input mode or output mode.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POM	P07M	P06M	P05M	P04M	P03M	P02M	P01M	P00M
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
P2M	-	-	P25M	P24M	P23M	P22M	P21M	P20M
P0OC	-	-	-	P06OC	P05OC	P04OC	P010C	P00OC

POM: 0xF9, P1M: 0xFA, P2M: 0xFB

Bit	Field	Туре	Initial	Description
7	P07M	R/W	0	Mode selection of P0.7
				0: Input mode
				1: Output mode
6	P06M	R/W	0	Mode selection of P0.6
				0: Input mode
				1: Output mode
5	P05M	R/W	0	Mode selection of P0.5
				0: Input mode
				1: Output mode
40				et cetera



POOC Register (0xE4)

Bit	Field	Type	Initial	Description
Else	Reserved	R	0	
4	P06OC	R/W	0	P0.6 open-drain output mode
				0: Disable
				1: Enable, output high status becomes to input mode
3	P05OC	R/W	0	P0.5 open-drain output mode
				0: Disable
				1: Enable, output high status becomes to input mode
2	P04OC	R/W	0	P0.4 open-drain output mode
				0: Disable
				1: Enable, output high status becomes to input mode
1	P01OC	R/W	0	P0.1 open-drain output mode
				0: Disable
				1: Enable, output high status becomes to input mode
0	P00OC	R/W	0	P0.0 open-drain output mode
				0: Disable
				1: Enable, output high status becomes to input mode

11.2 Input Data and Output Data

By a read operation from any registers of P0 to P2, the current pin's logic level would be fetch to represent its external status. This operation remains functional even the pin is shared with other function like UART and I2C which can monitor the bus condition in some case.

A write P0 to P2 register value would be latched immediately, yet the value would be outputted until the mapped P0M – P2M is set to output mode. If the pin is currently in output mode, any value set to P0 to P2 register would be presented on the pin immediately.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	P07	P06	P05	P04	P03	P02	P01	P00
P1	P17	P16	P15	P14	P13	P12	P11	P10
P2	-	-	P25	P24	P23	P22	P21	P20



P0: 0x80, P1: 0x90, P2: 0xA0

Bit	Field	Туре	Initial	Description
7	P07	R/W	1	Read: P0.7 pin's logic level
				Write 1/0: Output logic high or low (applied if P07M = 1)
6	P06	R/W	1	Read: P0.6 pin's logic level
				Write 1/0: Output logic high or low (applied if P06M = 1)
5	P05	R/W	1	Read: P0.5 pin's logic level
				Write 1/0: Output logic high or low (applied if P05M = 1)
40				et cetera

11.3 On-chip Pull-up Resisters

The POUR to P2UR registers are mapped to each pins' internal 100 k Ω (in typical value) pull-up resister.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POUR	P07UR	P06UR	P05UR	P04UR	P03UR	P02UR	P01UR	P00UR
P1UR	P17UR	P16UR	P15UR	P14UR	P13UR	P12UR	P11UR	P10UR
P2UR	-	-	P25UR	P24UR	P23UR	P22UR	P21UR	P20UR

POUR: 0xF1, P1UR: 0xF2, P2UR: 0xF3

		,	• •	
Bit	Field	Туре	Initial	Description
7	P07UR	R/W	0	On-chip pull-up resister control of P0.7 0: Disable*
				1: Enable
				1. Eliable
6	P06UR	R/W	0	On-chip pull-up resister control of P0.6 0: Disable*
				1: Enable
5	P05UR	R/W	0	On-chip pull-up resister control of P0.5
				0: Disable [*]
				1: Enable
40				et cetera

^{*} Recommended disable pull-up resister if the pin is output mode or analog function



11.4 Pin Shared with Analog Function

The microcontroller builds in analog functions, such as ADC, OPA and comparator. The Schmitt trigger of input channel is strongly recommended to switch off if the pin's shared analog function is enabled.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1CON	P1CON7	P1CON6	P1CON5	P1CON4	P1CON3	P1CON2	P1CON1	-
P2CON	-	-	P2CON5	P2CON4	P2CON3	P2CON2	P2CON1	P2CON0

P1CON: 0xD6, P2CON: 0x9E

Bit	Field	Type	Initial	Description
7	P1CON7	R/W	0	Schmitt trigger control of P1.7
				0: Enable
				1: Disable
6	P1CON6	R/W	0	Schmitt trigger control of P1.6
				0: Enable
				1: Disable
5	P1CON5	R/W	0	Schmitt trigger control of P1.5
				0: Enable
				1: Disable
40				et cetera



12 External Interrupt

INTO and INT1 are external interrupt trigger sources. Build in edge trigger configuration function and edge direction is selected by PEDGE register. When both external interrupt (EX0/EX1) and global interrupt (EAL) are enabled, the external interrupt request flag (IE0/IE1) will be set to "1" as edge trigger event occurs. The program counter will jump to the interrupt vector (ORG 0x0003/0x0013) and execute interrupt service routine. Interrupt request flag will be cleared by hardware before ISR is executed.

12.1 External Interrupt Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	-	EX1G1	EX1G0	EX0G1	EX0G0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
TCON	TF1	TR1	TF0	TR0	IE1	-	IE0	-

PEDGE Register (0x8F)

	•	-		
Bit	Field	Туре	Initial	Description
32	EX1G[1:0]	R/W	10	External interrupt 1 trigger edge control register.
				00: Reserved.
				01: Rising edge trigger.
				10: Falling edge trigger (default)
				11: Both rising and falling edge trigger
10	EX0G[1:0]	R/W	10	External interrupt 0 trigger edge control register.
				00: Reserved.
				01: Rising edge trigger.
				10: Falling edge trigger (default)
				11: Both rising and falling edge trigger
Else	Reserved	R	0	





IENO Register (0xA8)

Bit	Field	Туре	Initial	Description	
7	EAL	R/W	0	Enable all interrupt control bit.	
				0: Disable all interrupt function.	
				1: Enable all interrupt function.	
2	EX1	R/W	0	External P0.2 interrupt (INT1) control bit.	
				0: Disable INT1 interrupt function.	
				1: Enable INT1 interrupt function.	
0	EX0	R/W	0	External P2.0 interrupt (INTO) control bit.	
				0: Disable INTO interrupt function.	
				1: Enable INTO interrupt function.	
Else				Refer to other chapter(s)	

TCON Register (0x88)

Bit	Field	Туре	Initial	Description
3	IE1	R/W	0	External P0.2 interrupt (INT1) request flag
				0: None INT1 interrupt request.
				1: INT1 interrupt request.
1	IE0	R/W	0	External P2.0 interrupt (INT0) request flag
				0: None INTO interrupt request.
				1: INTO interrupt request.
Else				Refer to other chapter(s)

* Note: Before clear one of TF0, TF1, IE0 or IE1 flag manually by firmware, user must be made sure others request flag in TCON register doesn't active.



12.2 Sample Code

The following sample code demonstrates how to perform INTO/INT1 with interrupt.

```
1 #define INTORsing
                         (1 << 0) //INTO trigger edge is rising edge
                         (2 << 0) //INTO trigger edge is falling edge
2 #define INTOFalling
3 #define INTOLeChge
                         (3 << 0) //INTO trigger edge is level chagne
                         (1 << 0) //INTO interrupt enable
 4 #define EINTO
 6 #define INT1Rsing (1 << 2) //INT1 trigger edge is rising edge
7 #define INT1Falling (2 << 2) //INT1 trigger edge is falling edge
8 \#define INT1LeChge (3 << 2) //INT1 trigger edge is level chagne
9 #define EINT1
                        (1 << 2) //INT1 interrupt enable
10
11 void EnableINT (void)
12 {
13
    // INTO rising edge, INT1 falling edge
14
   PEDGE = INTORising |INT1Falling;
15
    // Enable INTO/INT1 interrupt
16
17
   IENO |= EINTO | EINT1;
   // Enable total interrupt
18
19
    IEN0 |= 0 \times 80;
20
21
   P0 = 0x00;
22
   POM = 0x03;
23 }
24
25 void INTOInterrupt (void) interrupt ISRInt0 //0x03
26 { //IEO clear by hardware
27
   P00 = \sim P00;
28 }
29
30 void INT1Interrupt (void) interrupt ISRInt1 //0x13
31 { //IE1 clear by hardware
   P01 = \sim P01;
33 }
```





13 Timer 0 and Timer 1

Timer 0 and Timer 1 are two independent binary up timers. Timer 0 has four different operation modes: (1) 13-bit up counting timer, (2) 16-bit up counting timer, (3) 8-bit up counting timer with specified reload value support, and (4) separated two 8-bit up counting timer. By contrast, Timer 1 has only mode 0 to mode 2 which are same as Timer 0. Timer 0 and Timer 1 respectively support ETO and ET1 interrupt function.

13.1 Timer 0 and Timer 1 Clock Selection

The figures below illustrate the clock selection circuit of Timer 0 and Timer 1. Timer 0 has three clock sources selection: fcpu, fosc, and f_{RTC} . All clock sources can be gated (pause) by INT0 pin if T0GATE is applied. Timer 1 clock sources selection: fcpu and fosc. All clock sources can be gated (pause) by INT1 pin if T1GATE is applied. Overall, the major difference between the two timers is that Timer 0 additionally supports f_{RTC} clock source (real time counter, RTC) which is functional if the microcontroller's CPU clock is 'IHRC 32 MHz with RTC' (refer to *Reset and Power-on Controller* or *System Clock and Power Management*) and an off-chip 32 kHz crystal is connected.








13.2 Mode 0: 13-bit Up Counting Timer


Mode 0 is a 13-bit up counting timer (the upper 3 bits of TL0 is suspended). Once the timer's counter is overflow (counts from 0xFF1F to 0x0000), TF0/TF1 flag would be issued immediately. This flag is readable by firmware if ET0/ET1 does not apply, or can be handled by interrupt controller if ET0/ET1 is applied.





13.3 Mode 1: 16-bit Up Counting Timer


Mode 1 is a 16-bit up counting timer. Once the timer's counter overflow is occurred (from 0xFFFF to 0x0000), TF0/TF1 would be issued which is readable by firmware or can be handled by interrupt controller (if ET0/ET1 applied).





13.4 Mode 2: 8-bit Up Counting Timer with Specified Reload Value Support

Mode 2 is an 8-bit up counting timer (TL0/TL1) with a specifiable reload value. An overflow event (TL0/TL1 counts from 0xFF to 0x00) issues its TF0/TF1 flag for firmware or interrupt controller; meanwhile, the timer duplicates TH0/TH1 value to TL0/TL1 register in the same time. As a result, the timer is actually counts from 0xFF to the value of TH0/TH1.






13.5 Mode 3 (Timer 0 only): Separated Two 8-bit Up Counting Timer

Mode 3 treats THO and TLO as two separated 8-bit timers. TLO is an 8-bit up counting timer with RTC support or two clock sources selection (fcpu and fosc), whereas THO clock source is fixed at fcpu/12. Only TLO clock source can be gated (pause) by INTO pin if TOGATE is applied.

In this mode TLO counter is enabled by TRO, and its overflow signal is reflected in TFO flag. THO counter is controlled by TR1, and TF1 flag is also occupied by THO overflow signal.

Timer 1 cannot issue any overflow event in this situation, and it can be seen as a self-counting timer without flag support.



13.6 Timer 0 and Timer 1 Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
TCON	TF1	TR1	TF0	TR0	IE1	-	IE0	-
TCON0	T0EXT	TORATE2	TORATE1	TORATEO	-	T1RATE2	T1RATE1	T1RATE0
TMOD	T1GATE	T1CT	T1M1	T1M0	T0GATE	TOCT	T0M1	T0M0
TH0	TH07	TH06	TH05	TH04	TH03	TH02	TH01	TH00
TL0	TL07	TL06	TL05	TL04	TL03	TL02	TL01	TL00
TH1	TH17	TH16	TH15	TH14	TH13	TH12	TH11	TH10
TL1	TL17	TL16	TL15	TL14	TL13	TL12	TL11	TL10





IENO Register (0xA8)

Bit	Field	Туре	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
3	ET1	R/W	0	Timer 1 interrupt
				0: Disable
				1: Enable
1	ET0	R/W	0	Timer 0 interrupt
				0: Disable
				1: Enable

TCON Register (0x88)

	ricgister (oxoo)			
Bit	Field	Type	Initial	Description
7	TF1	R/W	0	Timer 1 overflow event
				0: Timer 1 does not have any overflow event
				1: Timer 1 has overflowed
				This bit can be cleared automatically by interrupt
				handler, or manually by firmware
6	TR1	R/W	0	Timer 1 function
				0: Disable
				1: Enable
5	TF0	R/W	0	Timer 0 overflow event
				0: Timer 0 does not have any overflow event
				1: Timer 0 has overflowed
				This bit can be cleared automatically by interrupt
				handler, or manually by firmware
4	TR0	R/W	0	Timer 0 function
				0: Disable
				1: Enable
3	IE1	R/W	0	Refer to INT1
2	Reserved	R	0	
1	IE0	R/W	0	Refer to INTO
0	Reserved	R	0	

* Note: Before clear one of TF0, TF1, IE0 or IE1 flag manually by firmware, user must be made sure others request flag in TCON register doesn't active.



TCON0 Register (0xE7)

	·	•		
Bit	Field	Туре	Initial	Description
7	T0EXT	R/W	0	Timer 0 real time counter
				0: Disable
				1: Enable [*]
64	TORATE[2:0]	R/W	000	Clock divider of Timer 0 external clock source
				000: f _{EXT0} / 128
				001: f _{EXTO} / 64
				010: f _{EXTO} / 32
				011: f _{EXTO} / 16
				100: f _{EXTO} / 8
				101: f _{EXTO} / 4
				110: f _{EXTO} / 2
				111: f _{EXTO} / 1
3	Reserved	R	0	
20	T1RATE[2:0]	R/W	000	Clock divider of Timer 0 external clock source
				000: f _{EXT1} / 128
				001: f _{EXT1} / 64
				010: f _{EXT1} / 32
				011: f _{EXT1} / 16
				100: f _{EXT1} / 8
				101: f _{EXT1} / 4
				110: f _{EXT1} / 2
				111: f _{EXT1} / 1

^{*} T0EXT = 1 is reserved for 'IHRC 32 MHz with RTC' CPU clock source only; remaining '0' if other source is chosen.



TMOD Register (0x89)

	• •	•		
Bit	Field	Type	Initial	Description
7	T1GATE	R/W	0	Timer 1 gate control mode
				0: Disable
				1: Enable, Timer 1 clock source is gated by INT1
6	T1CT	R/W	0	Timer 1 clock source selection
				0: f _{Timer1} = fcpu / 12
				1: $f_{Timer 1} = f_{EXT1} / T1RATE (refer to T1RATE)^{*(1)}$
54	T1M[1:0]	R/W	00	Timer 1 operation mode
				00: 13-bit up counting timer
				01: 16-bit up counting timer
				10: 8-bit up counting timer with reload support
				11: Reserved
3	T0GATE	R/W	0	Timer 0 gate control mode
				0: Disable
				1: Enable, Timer 0 clock source is gated by INT0
2	T0CT	R/W	0	Timer 0 clock source selection
				0: f _{Timer0} = fcpu / 12
				1: $f_{Timer0} = fexto / TORATE (refer to TORATE)^{*(2)}$
10	T0M[1:0]	R/W	00	Timer 0 operation mode
				00: 13-bit up counting timer
				01: 16-bit up counting timer
				10: 8-bit up counting timer with reload support
				11: Separated two 8-bit up counting timer

^{*(1)} fEXT1 = fosc.

TH0 / TH1 Registers (TH0: 0x8C, TH1: 0x8D)

Bit	Field	Туре	Initial	Description
70	TH0/TH1	R/W	0x00	High byte of Timer 0 and Timer 1 counter

TL0 / TL1 Register (TL0: 0x8A, TL1: 0x8B)

Bit	Field	Туре	Initial	Description
70	TL0/TL1	R/W	0x00	Low byte of Timer 0 and Timer 1 counter

^{*(2)} fexto = fosc or frtc.



13.7 Sample Code


The following sample code demonstrates how to perform T0/T1 with interrupt.

```
1 #define T0Mode0
                       (0 \ll 0) //T0 mode0, 13-bit counter
                       (1 << 0) //T0 mode1, 16-bit counter
 2 #define T0Mode1
 3 #define T0Mode2
                       (2 << 0) //T0 mode2, 8-bit auto-reload counter
                       (3 << 0) //TO mode3, TO two 8-bit counter/T1 no flag
 4 #define T0Mode3
                       (8 << 0) //T0 gating clock by INT0
 5 #define TOGATE
 6 #define TOClkFcpu (0 << 0) //TO clock source from Fcpu/12
7 #define TOClkExt (4 << 0) //TO clock source from Fosc or FRTC
8 #define T0ExtFosc (0 \ll 4) //T0 clock source from Fosc
9 #define TOExtFRTC (8 << 4) //TO clock source from FRTC
10
11 #define T1Mode0
                       (0 \ll 4) //T1 mode0, 13-bit counter
12 #define T1Mode1
                       (1 \ll 4) //T1 mode1, 16-bit counter
                      (2 << 4) //T1 mode2, 8-bit auto-reload counter
13 #define T1Mode2
14 #define T1Mode3
                      (3 << 4) //T1 mode3, T1 stop
15 #define T1GATE
                      (8 << 4) //T1 gating clock by INT1
16 #define T1ClkFcpu (0 << 4) //T1 clock source from Fcpu/12
                      (4 << 4) //T1 clock source from Fosc
17 #define T1ClkExt
18
19 void InitTOT1(void)
20 {
21
    // T0/T1 Initial
    THO = 0x00;
22
23
    TL0 = 0x00;
24
    TH1 = 0x00;
25
    TL1 = 0x00;
     // TO modeO with gating clock by INTO, clock source from Fosc or FRTC
26
27
    TMOD |= T0Mode0 | T0GATE | T0ClkExT;
28
    // T0 clock source = FRTC/1
29
    TCON0 |= T0ExtFRTC | 0x70;
30
    // T1 model, clock source from Fcpu/12
    TMOD |= T1Mode1 | T1ClkFcpu;
31
32
    // Timer 0/1 enable. Clear TF0/TF1
    TCON |= 0x50;
33
34
    // Enable T0/T1 interrupt
35
    IENO |= 0 \times 0 A;
36
    // Enable total interrupt
37
    IEN0 | = 0x80;
38
39
   P0 = 0x00;
40
    POM = 0x03;
41 }
42
43 void T0Interrupt(void) interrupt ISRTimer0 //0x0B
44 { //TFO clear by hardware
   P00 = \sim P00;
47 void T1Interrupt(void) interrupt ISRTimer1 //0x1B
48 { //TF1 clear by hardware
    P01 = \sim P01;
49
50 }
```



14 Timer 2

Timer 2 is a 16-bit up counting timer which has several optional extensions: specified reload value, comparison output (PWM) and capture function. Timer 2 consists of a dedicated 16-bit counter/timer and four 16-bit capture/compare modules. Each capture/compare module has its own associated I/O when enabled. Each capture/compare module may be configured to operate independently in one of 3 modes: compare, capture with rising edge, or capture with register be written.




14.1 Timer 2 Up-counting Control

Timer 2 has three operation modes by its clock source: specify fcpu clocks (fcpu/12 and fcpu/24), specify fcpu clocks with a stop control, and external clock input. The table below categorizes these three operation modes and its related registers (T2I1, T2I0 and T2PS). Once the timer's counter is overflow (counts from 0xFFFF to 0x0000), TF2 would be issued immediately which can read/write by firmware. Timer 2 interrupt function is controlled by ET2.

T2I1	T2I0	T2PS	Timer 2 Clock Source
0	0	Χ	Disable Timer 2
0	1	0	fcpu/12
0	1	1	fcpu/24
1	1	0	fcpu/12 (stop counting when T2 pin is low, resume when T2 is high)
1	1	1	fcpu/24 (stop counting when T2 pin is low, resume when T2 is high)
1	0	Х	T2 pin falling edge (T2 pin is shared with P1.1, clock rate ≤ 0.5 * fcpu)






14.2 Specified Timer 2 Reload Value

The specified reload value is an optional function which can reload Timer 2 counter by overflow or external control pin.

If overflow-to-reload is selected, Timer 2 duplicates CRCH/CRCL value to its counter (TH2/TL2) automatically by overflow signal. As a result, Timer 2 would repeatedly counts from CRCH/CRCL value to 0xFFFF.

On the other hand, a falling edge of external pin T2RL (shared with P1.2) can also be chosen as a reload signal. In this situation, Timer 2 normally counts its counter from 0x0000 to 0xFFFF if T2RL pin remains stable, yet the counter value would be replaced at any time by CRCH/CRCL value as long as T2RL pin has a falling signal. Subsequently, Timer 2 continues its counting routine from CRCH/CRCL value, and external reload flag (TF2RL) would be issued if interrupt function is enabled (both ET2RL and ET2 are set). External reload interrupt vector is shared with Timer 2 interrupt vector and identify event by firmware.







14.3 Comparison Output (PWM)

Timer 2 has up to four set of comparison output. Each set (CRC/CC1/CC2/CC3) independently compares its value to Timer 2 counter (TH2/TL2) and outputs the comparison result on T2COM0 to T2COM3 pins (shared with P0.3 to P0.6). The comparison result has two output methods: directly output and indirectly output.


The directly method is that the mapped pin outputs low status if Timer 2 counter is lower than CRC/CC1/CC2/CC3 register, whereas it outputs high status if Timer 2 counter is equal/lager than CRC/CC1/CC2/CC3 register. Thus, the output status is changed twice at crossover points. As CRC/CC1/CC2/CC3 register is equal to Timer 2 counter, a TF2C0/TF2C1/TF2C2/TF2C3 flag is issued which can read/write by firmware. Compare interrupt function is controlled by ET2C0/ET2C1/ET2C2/ET2C3.






By contrast, the indirectly output method is an event which keep the mapped pin's previous output setting until Timer 2 counter overtakes CRC/CC1/CC2/CC3 register value. In this mode, the transition of the output signal can be configured by software. In other word, the P0.3 register bit would be affect T2COM0/P0.3 pin when TH2/TL2 equal to CRC registers. A Timer 2 overflow causes no output change.









14.4 Capture Function

The capture function is similar to split/lap button of a stopwatch. While Timer 2 counter (TH2/TL2) routinely count up, a split event records counter value in CRC/CC1/CC2/CC3 register(s).






The split event can from hardware or software. The T2CC0 pin (shared with P0.0) can trigger a hardware split event that duplicates TH2/TL2 value to CRCH/CRCL registers, whereas T2CC1 (P0.1), T2CC2 (P0.7) and T2CC3 (P1.0) respectively control CC1 to CC3 registers.



A software split event is triggered by writing any value into CRCL/CCL1/CCL2/CCL3 register. While perform a writing instruction to these registers, the present TH2/TL2 value would be record in the paired registers instead.



14.5 Timer 2 Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2CON	T2PS	I3FR	-	T2R1	T2R0	T2CM	T2I1	T2I0
CCEN	COCA31	COCA30	COCA21	COCA20	COCA11	COCA10	COCA01	COCA00
TH2	TH27	TH26	TH25	TH24	TH23	TH22	TH21	TH20
TL2	TL27	TL26	TL25	TL24	TL23	TL22	TL21	TL20
CRCH	CRCH7	CRCH6	CRCH5	CRCH4	CRCH3	CRCH2	CRCH1	CRCH0
CRCL	CRCL7	CRCL6	CRCL5	CRCL4	CRCL3	CRCL2	CRCL1	CRCL0
CCH3	CCH37	CCH36	CCH35	CCH34	CCH33	CCH32	CCH31	CCH30
CCL3	CCL37	CCL36	CCL35	CCL34	CCL33	CCL32	CCL31	CCL30
CCH2	CCH27	CCH26	CCH25	CCH24	CCH23	CCH22	CCH21	CCH20
CCL2	CCL27	CCL26	CCL25	CCL24	CCL23	CCL22	CCL21	CCL20
CCH1	CCH17	CCH16	CCH15	CCH14	CCH13	CCH12	CCH11	CCH10
CCL1	CCL17	CCL16	CCL15	CCL14	CCL13	CCL12	CCL11	CCL10





SN8F5703 Series

IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	ET2RL	-	ET2C3	ET2C2	ET2C1	ET2C0	ESPI	EI2C
IRCON	TF2RL	TF2	TF2C3	TF2C2	TF2C1	TF2C0	-	-

T2CON Register (0xC8)

Bit	Field	Type	Initial	Description
7	T2PS	R/W	0	Timer 2 pre-scalar
				0: fcpu/12
				1: fcpu/24
6	I3FR	R/W	0	In compare mode:
				0: The COM0 interrupt would be generated when the
				TH2/TL2 becomes not equal to the CRC register (e.g.
				Timer 2: 0x8081, CRC: 0x8080).
				1: The COM0 interrupt would be generated when the
				TH2/TL2 becomes equal to the CRC register.
				In capture mode 0:
				0: The timer 2 content would be latched into CRC
				register by T2CC0 is falling edge.
				1: The timer 2 content would be latched into CRC
				register by T2CCO is rising edge.
5	Reserved	R/W	0	
43	T2R[1:0]	R/W	00	Specified Timer 2 reload value
				00: Disable
				01: Disable
				10: Load CRCH/CRCL to TH2/TL2 by counter overflow
				11: Load CRCH/CRCL to TH2/TL2 by T2RL pin
2	T2CM	R/W	0	Timer 2 comparison output
				0: Directly output method
				1: Indirectly output, next output status can be specified
10	T2I[1:0]	R/W	00	Timer 2 up counting control
				00: Disable
				01: Clock rate is defined by T2PS
				10: Clock source is T2 pin
				11: Clock rate is defined by T2PS with T2 pin gate contr



CCEN Register (0xC1)

Bit	Field	Туре	Initial	Description
76	COCA3[1:0]	R/W	00	Comparison and capture function of CC3
				00: Disable
				01: Capture by T2CC3 pin rising edge
				10: Comparison function
				11: Capture by writing CCL3 register
54	COCA2[1:0]	R/W	00	Comparison and capture function of CC2
				00: Disable
				01: Capture by T2CC2 pin rising edge
				10: Comparison function
				11: Capture by writing CCL2 register
32	COCA1[1:0]	R/W	00	Comparison and capture function of CC1
				00: Disable
				01: Capture by T2CC1 pin rising edge
				10: Comparison function
				11: Capture by writing CCL1 register
10	COCA0[1:0]	R/W	00	Comparison and capture function of CRC
				00: Disable
				01: Capture by T2CCO pin rising edge
				10: Comparison function
				11: Capture by writing CRCL register

TH2/TL2 Registers (TH2: 0xCD, TL2: 0xCC)

Bit	Field	Туре	Initial	Description
70	TH2/TL2	R/W	0x00	Timer 2 16-bit counter registers.

CRC Registers (CRCH: 0xCB, CRCL: 0xCA)

Bit	Field	Туре	Initial	Description
70	CRCH[15:0]	R/W	0x00	16-bit compare/capture registers.

CCH3/CCL3 Registers (CCH3: 0xC7, CCL3: 0xC6)

Bit	Field	Type	Initial	Description
70	CCH3/CCL3	R/W	0x00	16-bit compare/capture registers.



CCH2/CCL2 Registers (CCH2: 0xC5, CCL2: 0xC4)

Bit	Field	Type	Initial	Description
70	CCH2 /CCL2	R/W	0x00	16-bit compare/capture registers.

CCH1/CCL1 Registers (CCH1: 0xC3, CCL1: 0xC2)

Bit	Field	Type	Initial	Description
70	CCH1/CCL1	R/W	0x00	16-bit compare/capture registers.

IENO Register (0xA8)

Bit	Field	Туре	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
5	ET2	R/W	0	Enable Timer 2 interrupt
Else				Refer to other chapter(s)

IEN1 Register (0xB8)

ILIVE.	register (OXDO)			
Bit	Field	Туре	Initial	Description
7	ET2RL	R/W	0	T2 Timer external reload interrupt control bit
				0: Disable
				1: Enable
5	ET2C3	R/W	0	T2 Timer COM3 interrupt control bit
				0: Disable
				1: Enable
4	ET2C2	R/W	0	T2 Timer COM2 interrupt control bit
				0: Disable
				1: Enable
3	ET2C1	R/W	0	T2 Timer COM1 interrupt control bit
				0: Disable
				1: Enable
2	ET2C0	R/W	0	T2 Timer COM0 interrupt control bit
				0: Disable
				1: Enable
Else				Refer to other chapter(s)





IRCON Register (0xC0)

Bit	Field	Type	Initial	Description
7	TF2RL	R/W	0	T2 timer external reload interrupt request flag.
				0: None TF2RL interrupt request
				1: TF2RL interrupt request.
6	TF2	R/W	0	T2 timer interrupt request flag.
				0: None T2 interrupt request.
				1: T2 interrupt request.
5	TF2C3	R/W	0	T2 Timer COM3 interrupt request flag.
				0: None T2COM3 interrupt request.
				1: T2COM3 interrupt request.
4	TF2C2	R/W	0	T2 Timer COM2 interrupt request flag.
				0: None T2COM2 interrupt request.
				1: T2COM2 interrupt request.
3	TF2C1	R/W	0	T2 Timer COM1 interrupt request flag.
				0: None T2COM1 interrupt request.
				1: T2COM1 interrupt request.
2	TF2C0	R/W	0	T2 Timer COM0 interrupt request flag.
				0: None T2COM0 interrupt request.
				1: T2COM0 interrupt request.
Else	Reserved	R	0	



14.6 Sample Code

The following sample code demonstrates how to perform T2 compare function with interrupt.

```
1 #define T2ClkFcpu
                          (1 << 0) //T2 clock from Fcpu
 2 #define T2ClkPin
                         (2 \ll 0) //T2 clock from T2 pin
 3 #define T2ClkGate
                          (3 << 0) //T2 clock from Fcpu with T2 pin gating
 4 #define T2Fcpu12
5 #define T2Fcpu24
                         (0 << 7) //T2 clock = Fcpu/12
                         (1 << 7) //T2 clock = Fcpu/24
 6 #define T2RLMode0 (2 << 3) //T2 reload mode0 = auto-reload
 7 #define T2RLMode1 (3 << 3) //T2 reload mode1 = T2RL falling edge trigger
 10 #define T2COM0EdNE (0 << 6) //T2COM0 interrupt edge = no equle CRC
11 #define T2COM0EdE (1 << 6) //T2COM0 interrupt edge = equle CRC
12 #define T2COM0En (2 << 0) //T2COM0 compare funcion enable
13 #define T2COM1En (2 << 2) //T2COM1 compare funcion enable
14 #define T2COM2En (2 << 4) //T2COM2 compare funcion enable
15 #define T2COM3En (2 << 6) //T2COM3 compare funcion enable
                         (2 << 0) //T2COMO compare funcion enable
17 void InitT2 (void)
18 {
     // T2 Initial
19
20
     TH2 = 0x00;
     TL2 = 0x00;
21
     CRCH = 0x80;
22
23
     CRCL = 0x00;
24
     CCH1 = 0xC0;
25
     CCL1 = 0x00;
26
     CCH2 = 0xE0;
27
     CCL2 = 0x00;
28
     CCH3 = 0xF0;
29
     CCL3 = 0x00;
30
31
     // T2 clock from Fcpu/24 with T2 pin gating
     // Reload mode1 = T2RL falling edge trigger
     // Compare mode = directly method
33
34
     // T2COMO interrupt trigger = equle CRC
35
     T2CON |= T2ClkGate | T2Fcpu24 | T2RLMode1 | ComMode0 | T2COM0EdE;
36
37
     // Compare function T2COM0/1/2/3 enable
     CCEN |= T2COM0En | T2COM1En | T2COM2En | T2COM3En;
38
39
40
     // P11(T2)/P12(T2RL) is input mode with pull-high resister
41
     P1M &= 0 \times F9;
     P1UR &= 0 \times 06;
42
43
44
     // Enable T2RL/T2COM0/1/2/3 interrupt
    IEN1 \mid = 0xBC;
4.5
46
     // Enable total/Timer2 interrupt
47
48
     IENO |= 0 \times A0;
49
50
    P2 = 0x00;
51
     P2M = 0x3F;
52 }
53
```




```
54 void T2Interrupt(void) interrupt ISRTimer2 //0x2B
55 { //TF2/TF2RL clear by software
   if ((IRCON & 0x40) == 0x40) {
     IRCON &= 0xBF; //Clear TF2
57
58
     P20 = \sim P20;
59
   }
   if ((IRCON & 0x80) == 0x80) {
60
   IRCON &= 0 \times 7F; //Clear TF2RL P21 = \simP21;
61
62
63 }
64 }
65
66 void T2COM0Interrupt(void) interrupt ISRCom1 //0x53
67 { //TF2C0 clear by hardware
   P22 = \sim P22;
68
69 }
70
71 void T2COM1Interrupt(void) interrupt ISRCom2 //0x5B
72 { //TF2C1 clear by hardware
73 P23 = \sim P23;
74 }
75
76 void T2COM2Interrupt(void) interrupt ISRCom3 //0x63
77 { //TF2C2 clear by hardware
78 P24 = \sim P24;
79 }
80
81 void T2COM3Interrupt(void) interrupt ISRCom4 //0x6B
82 { //TF2C3 clear by hardware
   P25 = \sim P25;
83
84 }
```



15 PWM

The PW1 timer includes a 16-bit binary up 6-channel PWM, and one pulse PWM functions. By the counter reaches the up-boundary value (PW1Y), it clears its counter and triggers an interrupt signal. PWM's duty cycle is controlled by PW1D register.


The PWM also support one pulse output signal which can disables itself by the end of first PWM cycle. Thus, only one pulse would be generated in this condition. The PWM has six programmable channels shared with GPIO pins and controlled by PW1CH register. The output operation must be through enabled each bit/channel of PW1CH register. The enabled PWM channel exchanges from GPIO to PWM output. When the bits of PW1CH register disables the PWM channel returns to last status of GPIO mode. The PWM build in IDLE Mode wake-up function if interrupt enable. When PW1 timer overflow occurs (counts from PW1Y-1 to PW1Y), PWM1F would be issued immediately which can read/write by firmware. PWM clock source is fosc, and divided by 1 to 128 times which is controlled by PW1R[2:0] bits. PW1 interrupt function is controlled by EPWM1.






15.1 General PWM

PW1 timer builds in PWM function controlled by PW1EN and PW1CH register. PWM10, PWM11, PWM12, PWM20, PWM21 and PWM22 are output pins (shared with P2.2, P2.4, P1.7, P2.3, P2.5 and P1.6). The PWM output pins are shared with GPIO pin controlled by PW1CH register. When output PWM function, we must be set PW1EN = 1. When PWM output signal synchronize finishes, the PWM channel exchanges from GPIO to PWM output. When PW1EN = 0, the PWM channel returns to GPIO mode and last status. PWM signal is generated from the result of PW1Y and PW1D comparison combination. When PW1C starts to count or returns to 0x0000, the PWM outputs high status which is the PWM initial status. PW1C is loaded new data from PW1Y register to decide PWM cycle and resolution. PW1C keeps counting, and the system compares PW1C and PW1D. When PW1C = PW1D, the PWM output status exchanges to low PW1C keeps counting. When PWM timer overflow occurs (PW1Y-1 to PW1Y), and one cycle of PWM signal finishes. PW1C is reloaded from 0x0000 automatically, and PWM output status exchanges to high for next cycle. PW1D decides the high duty duration, and PW1Y decides the resolution and cycle of PWM. PW1D can't be larger than PW1Y, or the PWM signal is error.



PWM Period = PW1Y


PWM duty = (PW1D): (PW1Y-PW1D)






15.2 One Pulse PWM

When PW1PO = 0, PW1 is PWM function mode. When PW1PO = 1 and PW1EN = 1, PW1 will output one pulse PWM function and the PWM1F is issued as PW1 counter overflow. PW1EN bit is cleared automatically and pulse output pin returns to idle status. To output next pulse is to set PW1EN bit by program again. One pulse PWM channels selected by PW1CH register. When output one pulse PWM function, we must be set PW1PO = 1 and PW1EN=1. When one pulse PWM output signal synchronize finishes, the PWM channel exchanges from GPIO to PWM output. When one pulse PWM output finishes, PW1EN = 0, the PWM channel returns to GPIO mode and last status.



15.3 Inverse and Dead Band

The PWM builds in inverse output function. The PWM has one inverse PWM signal as PWNV = 1. When PWNV = 1, the PWM outputs the inverse PWM signal of PW1. When PWNV = 0, the PWM outputs the non-inverse PWM signal of PW1. The inverse PWM output waveform is below diagram.





The PWM dead band occurs in PWM high pulse width, and the dead band period is programmable from PW1A and PW1D-PW1B registers. The dead band period is symmetrical at left-right terminal of PWM pulse width or not. If the bead band period is longer than PWM duty, the PWM is no output.

15.4 PWM Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PW1CH	-	PWCH22	PWCH21	PWCH20	-	PWCH12	PWCH11	PWCH10
PW1M	PW1EN	PW1R2	PW1R1	PW1R0	PWNV2	PWNV1	PW1CM	PW1PO
PW1YH	PW1Y15	PW1Y14	PW1Y13	PW1Y12	PW1Y11	PW1Y10	PW1Y9	PW1Y8
PW1YL	PW1Y7	PW1Y6	PW1Y5	PW1Y4	PW1Y3	PW1Y2	PW1Y1	PW1Y0
PW1DH	PW1D15	PW1D14	PW1D13	PW1D12	PW1D11	PW1D10	PW1D9	PW1D8
PW1DL	PW1D7	PW1D6	PW1D5	PW1D4	PW1D3	PW1D2	PW1D1	PW1D0
PW1BH	PW1B15	PW1B14	PW1B13	PW1B12	PW1B11	PW1B10	PW1B9	PW1B8
PW1BL	PW1B7	PW1B6	PW1B5	PW1B4	PW1B3	PW1B2	PW1B1	PW1B0
PW1A	PW1A7	PW1A6	PW1A5	PW1A4	PW1A3	PW1A2	PW1A1	PW1A0
IEN0	EAL	_	ET2	ES0	ET1	EX1	ET0	EX0
IEN4	EPWM1	-	-	-	PWM1F	-	-	-

PW1CH Register (0xBE)

Bit	Field	Туре	Initial	Description
7	Reserved	R/W	0	
6	PWCH22	R/W	0	PWM1 shared-pin control
5	PWCH21			0: GPIO
4	PWCH20			1: PWM output (shared with P1.6/P2.5/P2.3)
3	Reserved	R/W	0	
2	PWCH12	R/W	0	PWM1 shared-pin control
1	PWCH11			0: GPIO
0	PWCH10			1: PWM output (shared with P1.7/P2.4/P2.2)



PW1M Registers (PW1M: 0xAB)

	-0 1		<u>, </u>	
Bit	Field	Туре	Initial	Description
7	PW1EN	R/W	0	PW1 function
				0: Disable
				1: Enable*
64	PW1R[2:0]	R/W	000	PWM timer clock source
				000: fosc / 128
				001: fosc / 64
				010: fosc / 32
				011: fosc / 16
				100: fosc / 8
				101: fosc / 4
				110: fosc / 2
				111: fosc / 1
3	PWNV2	R/W	0	PWM20/21/22 pins output control
				0: Non-inverse
				1: Inverse
2	PWNV1	R/W	0	PWM10/11/12 pins output control
				0: Non-inverse
				1: Inverse
1	PW1CM	R/W	0	PW1's PWM outputs and CMP trigger synchronous
				control bit
				0: Disable
				1: Enable
0	PW1PO	R/W	0	One pulse function
				0: Disable
				1: Enable

^{*} When the period is setting 0x0000, after PWM is set enable bit, the PWM will stop and the period can't update.

PW1YH/PW1YL Registers (PW1YH: 0xAD, PW1YL: 0xAC)

Bit	Field	Туре	Initial	Description
70	PW1YH/L	R/W	0x00	16-bit PWM1 period control*.

^{*} The period configuration must be setup completely before starting PWM function.



PW1DH/PW1DL Registers (PW1DH: 0xBC, PW1DL: 0xBB)

Bit	Field	Туре	Initial	Description
70	PW1DH/L	R/W	0x00	16-bit PWM1 duty control.

PW1BH/PW1BL Registers (PW1BH: 0xAF, PW1BL: 0xAE)

Bit	Field	Type	Initial	Description
70	PW1BH/L	R/W	0x00	16-bit PWM1 dead band control.

PW1A Register (PW1A: 0xBD)

Bit	Field	Туре	Initial	Description
70	PW1A	R/W	0x00	8-bit PWM1 dead band control.

IENO Register (0xA8)

Bit	Field	Туре	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt.
Else				Refer to other chapter(s).

IEN4 Register (0XD1)

	•			
Bit	Field	Туре	Initial	Description
7	EPWM1	R/W	0	PWM1 interrupt control bit.
				0 = Disable PWM1 interrupt function.
				1 = Enable PWM1 interrupt function.
3	PWM1F	R/W	0	PWM1 interrupt request flag.
				0: None PWM1 interrupt request
				1: PWM1 interrupt request.
Else	Reserved	R	0	



15.5 Sample Code


The following sample code demonstrates how to perform PW1 with interrupt.

```
1 #define PW1Inv1
                       (1 << 2) //PWM10/11/12 output inverse
                       (1 \ll 3) //PWM20/21/22 output inverse
 2 #define PW1Inv2
 3 #define PW1CMPTri
                       (1 << 1) //PW1 output Control by Comparator trigger
                       (1 << 0) //Enable PW1 pulse output function
 4 #define PW10nePu
 5 #define PWM10En
                       (1 << 0) //Enable PWM10 output function
 6 #define PWM11En
                      (2 << 0) //Enable PWM11 output function
7 #define PWM12En
                     (4 << 0) //Enable PWM12 output function
                     (1 << 4) //Enable PWM20 output function
8 #define PWM20En
 9 #define PWM21En (2 << 4) //Enable PWM21 output function
                      (4 << 4) //Enable PWM22 output function
10 #define PWM22En
11 #define PW1En
                       (1 << 7) //Enable PWM1 function
12
13 void InitPWM(void)
14 {
15
    // PWM1 Initial
   PW1YH = 0x80;
16
    PW1YL = 0x00;
17
    PW1DH = 0x60;
18
19
    PW1DL = 0 \times 00;
20
    PW1BH = 0 \times 40;
21
    PW1BL = 0x00;
    PW1A = 0x80;
22
23
24
    // PW10/11/12/20/21/22 channel enable
     PW1CH = PWM10En | PWM11En | PWM12En | PWM20En | PWM21En | PWM22En;
25
26
27
     // PWM1 enable, P10/11/12 output inverse, clock = Fosc/32
28
    PW1M = PW1En | PW1Inv1 | 0x20;
29
30
     // Enable PWM1 interrupt & clear PWM1F
    IEN4 = 0x80;
31
32
33
    // Enable total interrupt
34
    IENO |= 0 \times 80;
35
36
   P0 = 0x00;
37
    POM | = 0x01;
38 }
39
40 void PW1Interrupt(void) interrupt ISRPwm1 //0x83
41 { //PWM1F clear by software
    if ((IEN4 & 0 \times 08) == 0 \times 08) {
43
     IEN4 &= 0xF7; //Clear PWM1F
44
     P00 = \sim P00;
45
   }
46 }
```



16 Comparator

The microcontroller builds in one comparator function. When the positive input voltage is greater than the negative input voltage, the comparator output is high. When the positive input voltage is smaller than the negative input voltage, the comparator output is low. Comparator positive voltage is from internal 2V/3V/4V or CMP. There is a programmable direction function to decide comparator trigger edge for indicator function. The comparator has flag indicator, interrupt function and IDLE Mode weak-up function for different application.



16.1 Configurations of Operation

The Comparator pins are shared with GPIO controlled by CMEN bit. When CMEN=1, CMN/CMP pin is enabled connected to Comparator negative terminal. CMOEN controls Comparator output connected to GPIO or not. When CMOEN=1, Comparator output terminal is connected to GPIO pins and isolate GPIO function.

The internal reference has three steps including 2V/3V/4V controlled by CMS[1:0] bits. When CMEN = 1, If CMNSEL = 0, CMN0 (P1.5) is comparator negative pin, and CMN1 (P1.6) is GPIO mode. Otherwise, CMN1 (P1.6) is comparator negative pin, and CMN0 (P1.5) is GPIO mode. Comparator pins configuration table is as following.

		Comparator	Con	nparator	Positive	Comparator Output Pin		
CMEN	CMEN CMNSEL			(CMS	[1:0])	(CMOEN)		
			00	01	10	11	0	1
CMEN=0	CMNSEL = X	All pins are GPIO mode. Comparator is disabled.						
CNAENI-1	CMNSEL = 0	CMN0	21/	3V	4V	СМР	GPIO	СМО
CMEN=1	CMNSEL = 1	CMN1	2V					



16.2 Comparator Output Function

The comparator output signal is the source of comparator output function. The comparator output function includes:

CMOUT output flag: The comparator output signal is connected to CMOUT flag directly. CMOUT bit responses comparator status immediately. Program reads comparator status from CMOUT bit.

Comparator extern pin output function: The comparator output status can output to CMO pin (shared with P1.3) controlled by CMOEN bit. When CMOEN=0, the comparator output pin is GPIO mode. If CMOEN=1, CMO pin outputs comparator output status and isolates GPIO mode.

Comparator edge trigger and interrupt function: The comparator builds in interrupt function, and the trigger edge is programmable. CMG[1:0] bit controls comparator trigger edge. When the edge trigger condition occurs, CMPF will be set automatically. To clear CMPF bit must be through program. If ECMP = 1 and EAL = 1, program counter will be pointed to interrupt vector to execute interrupt service routine as CMPF is setting.

Comparator IDLE Mode Wake-up function: The comparator's wake-up function only support IDLE Mode (interrupt needs enable), not STOP Mode. If the trigger edge condition (CMPF = "1") is found at interrupt function enabling, the system will be wake-up from IDLE Mode. Of course the interrupt routine is executed if the interrupt function enabled.

16.3 PWM Output Control

The results of comparator can be used to control PW1's PWM outputs. User can select the appropriate control mode through CMPT register. The following table lists these types of control methods.

CMT[1:0]	PW1's PWM Synchronous Trigger Operation
00	CMP with PWM outputs are not related.
01	CMPF = 1 → PWM stop
10	CMP > CMN (Rising edge trigger) → PWM output CMP < CMN (Falling edge trigger) → PWM stop
11	CMP < CMN (Falling edge trigger) → PWM output CMP > CMN (rising edge trigger) → PWM stop

The comparator can control those PWM outputs, depending PW1CM bit set. See detailed description of PWM section. PW1M register bit 1: PW1CM.



16.4 Comparator Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
СМРОМ	CMEN	CMNSEL	CMS1	CMS0	CMOEN	CMOUT	CMG1	CMG0
CMPT	-	-	-	-	-	-	CMT1	CMT0
P1CON	P1CON7	P1CON6	P1CON5	P1CON4	P1CON3	P1CON2	P1CON1	-
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN2	-	_	_	-	_	ECMP	EADC	-
IRCON2	-	-	-	-	-	-	CMPF	ADCF

CMPOM Register (0x9C)

Bit	Field	Type	Initial	Description
7	CMEN	R/W	0	Comparator control bit.
				0: Disable. CMP/CMN pins are GPIO mode.
				1: Enable. CMP/CMN pins are CMP input pins.
6	CMNSEL	R/W	0	Comparator negative pin select bit.
				0 = CMN pin is CMN0 (P1.5) pin.
				1 = CMN pin is CMN1 (P1.6) pin.
54	CMS[1:0]	R/W	00	CMP positive input voltage control bit.
				00: 2.0V
				01: 3.0V
				10: 4.0V
				11: CMP (shared with P1.4)
3	CMOEN	R/W	0	Comparator output pin control bit.
				0: Disable. CMO (P1.3) is GPIO mode.
				1: Enable. CMO (P1.3) is comparator output pin and
				isolate GPIO function.
2	CMOUT	R/W	0	Comparator output flag bit.
				0: CMP voltage is less than CMN voltage.
				1: CMP voltage is larger than CMN voltage.
10	CMG[1:0]	R/W	00	Comparator interrupt trigger direction control bit.
				00: Reserved.
				01: Rising edge trigger. CMP > CMN.
				10: Falling edge trigger. CMP < CMN.
				11: Both rising and falling edge trigger



CMPT Register (0xCE)

Bit	Field	Туре	Initial	Description
72	Reserved	R	0	
10	CMT[1:0]	R/W	00	CMP with PW1's PWM trigger select bits.
				00: CMP with PWM outputs are not related.
				01: CMPF = 1 → PWM stop
				10: CMP > CMN → PWM output; CMP < CMN → PWM
				stop
				11: CMP < CMN → PWM output; CMP > CMN → PWM
				stop

P1CON Register (0xD6)

Bit	Field	Туре	Initial	Description
64	P1CON[6:4]	R/W	0x00	P1 configuration control bit*.
				0: P1 can be analog input pin (CMP input pin) or digital
				GPIO pin.
				1: P1 is pure analog input pin and can't be a digital GPIO
				pin.
Else				Refer to other chapter(s)

^{*} P1CON [6:4] will configure related Port1 pin as pure analog input pin to avoid current leakage.

IENO Register (0xA8)

Bit	Field	Type	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
Else				Refer to other chapter(s)

IEN2 Register (0x9A)

	Field	Type	Initial	Description
2	ECMP	R/W	0	Comparator interrupt control bit.
				0: Disable CMP interrupt function.
				1: Enable CMP interrupt function.
Else				Refer to other chapter(s)





IRCON2 Register (0xBF)

Bit	Field	Type	Initial	Description
1	CMPF	R/W	0	Comparator interrupt request flag.
				0: None CMP interrupt request
				1: CMP interrupt request.
Else				Refer to other chapter(s)



16.5 Sample Code


The following sample code demonstrates how to perform CMP with interrupt.

```
1 #define LevelChange (3 << 0) // CMP > CMN or CMP < CMN
   2 #define CMPNGreCMP (2 << 0) // CMP < CMN
   3 #define CMPPGreCMN (1 << 0) // CMP > CMN
   4 \#define CMPOEN (1 << 3) // CMP output pin enable
  4 #define CMPOEN (1 << 3) // CMP output pin enable
5 #define CMPVin2V (0 << 4) // CMP positive Vin connect 2.0V
6 #define CMPVin3V (1 << 4) // CMP positive Vin connect 3.0V
7 #define CMPVin4V (2 << 4) // CMP positive Vin connect 4.0V
8 #define CMPVINP (3 << 4) // CMP positive Vin connect CMP
9 #define CMNSELO (0 << 6) // CMP negative Vin connect CMN0
10 #define CMNSEL1 (1 << 6) // CMP negative Vin connect CMN1
  10 #define CMNSEL1
  11 #define CMPEN
                                  (1 << 7) //enable CMP
                                  (1 << 2) //enable CMP interrupt
  12 #define ECMP
  13
  14 void CMPInit(void)
  15 {
       P1 = 0x00;
  17
      P1M = 0x88;
  18
  19
        // set CMP pins' mode at pure analog pin
  20
        P1CON \mid = 0 \times 70;
                               //P16~P14
  21
  22
        // configure CMP positive Vin and interrupt trigger.
  23
        // enable CMP and output pin
  24
        // negative Vin = CMN0(P15)
  25
        CMPM = CMPEN | CMNSELO | CMPVin4V | CMPOEN | CMPGreCMN;
  26
  27
        // enable CMP interrupt
  28
       IEN0 | = 0 \times 80;
                            //enable global interrupt
  29
      IEN2 \mid = ECMP;
  30 }
  32 void CMPInterrupt (void) interrupt ISRCmp0 //0x93
  33 {
  34
       if ((IRCON2 & 0 \times 02) == 0 \times 02) {
         P17 = \sim P17;
  36
          IRCON2 &= 0xFD; //Clear CMPF
  37
      }
38 }
```



17 OPA

The microcontroller builds in one operational amplifier (OP). The OP-Amp power range is VSS – VDD. OP-Amp input signal and output voltage are within the voltage range. The OP-Amp output pin is programmable to connect with ADC input channel for voltage measurement.



17.1 Configurations of Operation

The OP-AMP pins (shared with P1.3 to P1.5) are shared with GPIO controlled by OPEN bit. When OPEN=0, OP AMP pins are GPIO mode. When OPEN=1, GPIO pins switch to OP-AMP and isolate GPIO path. OP-AMP pins selection table is as following.

OPEN	OP Positive Pin	OP Negative Pin	OP Output Pin					
OPEN = 0	Į ,	All pins are GPIO mode.						
OPEN = 1	OPP (Vin+)	OPN (Vin-)	OPO (Vout)					

OP output pins are also connected to ADC internal AIN11 channel => CHS[3:0]. See detailed description of ADC section.



17.2 OPA Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ОРМ	-	-	-	-	-	-	-	OPEN
P1CON	P1CON7	P1CON6	P1CON5	P1CON4	P1CON3	P1CON2	P1CON1	-

OPM Register (0x9B)

Bit	Field	Type	Initial	Description
Else	Reserved	R	0	
0	OPEN	R/W	0	OP-Amp enable bit.
				0: Disable. OP-Amp disable, OPO/OPP/OPN pins are
				GPIO mode.
				1: Enable. OP-Amp 0 enables, OPO/OPP/OPN pins are
				OP-Amp input and output pins.

^{*} OPO/P1.3, OPP/P1.4, OPN/P1.5.

P1CON Register (0xD6)

		-,		
Bit	Field	Туре	Initial	Description
53	P1CON[5:3]	R/W	0x00	P1 configuration control bit*.
				0: P1 can be analog input pin (OP input/output pin) or
				digital GPIO pin.
				1: P1 is pure analog input pin and can't be a digital GPIO
				pin.
Else				Refer to other chapter(s)

^{*} P1CON [5:3] will configure related Port3 pin as pure analog input pin to avoid current leakage.

17.3 Sample Code


The following sample code demonstrates how to perform OP.

```
1 #define OPEN (1 << 0)
2
3 void OPEn(void)
4 {
5    // set OP pins' mode at pure analog pin
6    P1CON |= 0x38;
7
8    // enable OP
9    OPM |= OPEN;
10 }
11</pre>
```



18 ADC

The analog to digital converter (ADC) is SAR structure with 11-input sources and up to 4096-step resolution to transfer analog signal into 12-bits digital buffers. The ADC builds in 11-channel input source to measure 11 different analog signal sources. The ADC resolution is 12-bit. The ADC has four clock rates to decide ADC converting rate. The ADC reference high voltage includes 5 sources. Four internal power source including VDD, 4V, 3V and 2V. The other one is external reference voltage input pin from AVREFH pin. The ADC builds in P1CON/P2CON registers to set pure analog input pin. After setup ADENB and ADS bits, the ADC starts to convert analog signal to digital data. Besides ADS bit can start to convert analog signal, PW1EN also have convert analog signal ADC function. ADC can work in idle mode. After ADC operating, the system would be waked up from idle mode to normal mode if interrupt enable.





18.1 Configurations of Operation

These configurations must be setup completely before starting ADC converting. ADC is configured using the following steps:

- 1. Choose and enable the start of conversion ADC input channel. (By CHS[3:0] bits and GCHS bit)
- 2. The GPIO mode of ADC input channel must be set as input mode. (By PnM register)
- 3. The internal pull-up resistor of ADC input channel must be disabled. (By PnUR register)
- 4. The configuration control bit of ADC input channel must be set. (By PnCON register)
- 5. Choose ADC high reference voltage. (By VREFH register)
- 6. Choose ADC Clock Rate. (By ADCKS[1:0] bits)
- 7. After setup ADENB bits, the ADC ready to convert analog signal to digital data.

When ADC IP is enabled by ADENB bit, it is necessary to make an ADC start-up by program. Writing a 1 to the ADS bit of register ADM. After setup ADENB and ADS bits, the ADC starts to convert analog signal to digital data. The ADS bit is reset to logic 0 when the conversion is complete. When the conversion is complete, the ADC circuit will set EOC and ADCF bits to "1" and the digital data outputs in ADB and ADR registers. If ADC interrupt function is enabled (EADC = 1), the ADC interrupt request occurs and executes interrupt service routine when ADCF is "1" after ADC converting. Clear ADCF by hardware automatically in interrupt procedure. Note that when ADPWS bit is "1", if PWM enable trigger be used as the conversion source, the ADC will continuous conversions until PWM is disabled.

18.2 ADC input channel

The ADC builds in 11-channel input source (AINO – AIN10) to measure 11 different analog signal sources controlled by CHS[3:0] and GCHS bits. AIN11 channel is OP-Amp output terminal. The AIN12 is internal 2V or 3V or 4V input channel. There is no any input pin from outside. In this time ADC reference voltage must be internal VDD and External voltage, not internal 2V or 3V or 4V. AIN12 can be a good battery detector for battery system. To select appropriate internal AVREFH level and compare value, a high performance and cheaper low battery detector is built in the system.



CHS[3:0]	Channel	Pin name	Remark
0000	AIN0	P2.0	-
0001	AIN1	P2.1	-
0010	AIN2	P2.2	-
0011	AIN3	P2.3	-
0100	AIN4	P2.4	-
0101	AIN5	P2.5	-
0110	AIN6	P1.7	-
0111	AIN7	P1.6	-
1000	AIN8	P1.5	-
1001	AIN9	P1.4	-
1010	AIN10	P1.3	-
1011	AIN11	ОР	OP-AMP output terminal
1100	AIN12	Internal 2V or 3V or 4V	Battery detector channel
1101 – 1111	-	-	Reserved

18.2.1 Pin Configuration

ADC input channels are shared with Port1 and Port2. ADC channel selection is through CHS[3:0] bit. Only one pin of Port1 and Port2 can be configured as ADC input in the same time. The pins of Port1 and Port2 configured as ADC input channel must be set input mode, disable internal pull-up and enable P1CON/P2CON first by program. After selecting ADC input channel through CHS[3:0], set GCHS bit as "1" to enable ADC channel function.

ADC input pins are shared with digital I/O pins. Connect an analog signal to COMS digital input pin, especially, the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to Port1 or Port2 will encounter above current leakage situation. Write "1" into PnCON register will configure related pin as pure analog input pin to avoid current leakage.

Note that When ADC pin is general I/O mode, the bit of P1CON and P2CON must be set to "0", or the digital I/O signal would be isolated.



18.3 Reference Voltage

The ADC builds in five high reference voltage source controlled through VREFH register. There are one external voltage source and four internal voltage source (VDD, 4V, 3V, 2V). When EVHENB bit is "1", ADC reference voltage is external voltage source from AVREFH/P2.0. In the condition, P2.0 GPIO mode must be set as input mode and disable internal pull-up resistor.

If EVHENB bit is "0", ADC reference high voltage is from internal voltage source selected by VHS[1:0] bits. If VHS[1:0] is "11", ADC reference high voltage is VDD. If VHS[1:0] is "10", ADC reference high voltage is 4V. If VHS[1:0] is "01", ADC reference high voltage is 3V. If VHS[1:0] is "00", ADC reference high voltage is 2V. The limitation of internal high reference voltage application is VDD can't below each of internal high voltage level, or the level is equal to VDD. If AIN12 channel is selected as internal 2V or 3V or 4V input channel. There is no any input pin from outside. In this time ADC reference high voltage must be internal VDD or External voltage, not internal 2V/3V/4V.

18.3.1 Signal Format

ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is VSS and changeable. The ADC high reference voltage includes internal VDD/4V/3V/2V and external reference voltage source from P2.0/AVREFH pin controlled by EVHENB bit. ADC reference voltage range limitation is "(ADC high reference voltage - low reference voltage) \geq 2V". ADC low reference voltage is VSS = 0V. So ADC high reference voltage range is 2V to VDD. The range is ADC external high reference voltage range.

- ADC Internal Low Reference Voltage = 0V.
- ADC Internal High Reference Voltage = VDD/4V/3V/2V. (EVHENB=0)
- ADC External High Reference Voltage = 2V to VDD. (EVHENB=1)

ADC sampled input signal voltage must be from ADC low reference voltage to ADC high reference. If the ADC input signal voltage is over the range, the ADC converting result is error (full scale or zero).

ADC Low Reference Voltage ≤ ADC Sampled Input Voltage ≤ ADC High Reference Voltage

18.4 Converting Time

The ADC converting time is from ADS=1 (Start to ADC convert) to EOC=1 (End of ADC convert). The converting time duration is depend on ADC clock rate. 12-bit ADC's converting time is 1/ (ADC clock /4)*16 sec. ADC clock source is fosc and includes fosc/1, fosc/2, fosc/8 and fosc/16 controlled by ADCKS[1:0] bits.

The ADC converting time affects ADC performance. If input high rate analog signal, it is necessary to select a high ADC converting rate. If the ADC converting time is slower than analog signal variation rate, the ADC result would be error. So to select a correct ADC clock rate to decide a right



ADC converting rate is very important.

12 bits ADC conversion time =
$$\frac{16}{\text{ADC clock rate/4}}$$

	ADC clock	fosc = 16N	lHz	fosc = 32MHz		
ADCKS[1:0]	rate	Converting time	Converting rate	Converting time	Converting rate	
00	fosc/16	1/(16MHz/16/4)*16 = 64us	15.625kHz	1/(32MHz/16/4)*16 = 32us	31.25kHz	
01	fosc/8	1/(16MHz/8/4)*16 = 32us	31.25kHz	1/(32MHz/8/4)*16 = 16us	62.5kHz	
10	fosc	1/(16MHz/4)*16 = 4us	250kHz	1/(32MHz/4)*16 = 2us	500kHz	
11	fosc/2	1/(16MHz/2/4)*16 = 8us	125kHz	1/(32MHz/2/4)*16 = 4us	250kHz	

18.5 Data Buffer

ADC data buffer is 12-bit length to store ADC converter result. The high byte is ADB register, and the low-nibble is ADR[3:0] bits. The ADB register is only 8-bit register including bit 4 – bit 11 ADC data. To combine ADB register and the low-nibble of ADR will get full 12-bit ADC data buffer. The ADC data buffer is a read-only register and the initial status is unknown after system reset.

Table 18-1 The AIN input voltage vs. ADB output data

AIN n	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
0/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	0
1/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	1
4094/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	0
4095/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	1



18.6 ADC Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	-	CHS3	CHS2	CHS1	CHS0
ADB	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4
ADR	-	GCHS	ADCKS1	ADCKS0	ADB3	ADB2	ADB1	ADB0
VREFH	EVHENB	-	-	ADPWS	-	VHS2	VHS1	VHS0
P1CON	P1CON7	P1CON6	P1CON5	P1CON4	P1CON3	P1CON2	P1CON1	-
P2CON	-	-	P2CON5	P2CON4	P2CON3	P2CON2	P2CON1	P2CON0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN2	-	-	-	_	-	ECMP	EADC	-
IRCON2	-	-	-	_	_	-	CMPF	ADCF

ADM Register (0xD2)

Bit	Field	Type	Initial	Description
7	ADENB	R/W	0	ADC control bit. In stop mode, disable ADC to reduce
				power consumption.
				0: Disable
				1: Enable
6	ADS	R/W	0	ADC conversion control
				Write 1: Start ADC conversion (automatically cleared by
				the end of conversion)
5	EOC	R/W	0	ADC status bit.
				0: ADC progressing
				1: End of conversion (automatically set by hardware;
				manually cleared by firmware)
4	Reserved	R	0	
30	CHS[3:0]	R/W	0x00	ADC input channel select bit.
				0000: AINO, 0001: AIN1,
				0010: AIN2, 0011: AIN3,
				0100: AIN4, 0101: AIN5,
				0110: AIN6, 0111: AIN7,
				1000: AIN8, 1001: AIN9,
				1010: AIN10, 1011: AIN11 ^{*(1)} ,
				1100: AIN12*(2), others: Reserved.

^{*(1)} AIN11 channel is OP-Amp output terminal.

^{*(2)} The AIN12 is internal 2V or 3V or 4V input channel. There is no any input pin from outside. In this time ADC reference voltage must be internal VDD and External voltage, not internal 2V or 3V or 4V.



ADB Register (0xD3)

Bit	Field	Туре	Initial	Description
70	ADB[11:4]	R	-	ADC Result Bit [11:4] in 12-bit ADC resolution mode.

^{*} ADC data buffer is 12-bit length to store ADC converter result. The high byte is ADB register, and the low-nibble is ADR[3:0] bits.

ADR Register (0xD4)

Bit	Field	Туре	Initial	Description
7	Reserved	R/W	0	
6	GCHS	R/W	0	ADC global channel select bit.
				0: Disable AIN channel.
				1: Enable AIN channel.
54	ADCKS[1:0]	R/W	00	ADC's clock source select bit.
				00 = fosc/16, 01 = fosc/8, 10 = fosc/1, 11 = fosc/2
30	ADB[3:0]	R	-	ADC Result Bit $[3:0]^*$ in 12-bit ADC resolution mode.

^{*} ADC data buffer is 12-bit length to store ADC converter result. The high byte is ADB register, and the low-nibble is ADR[3:0] bits.



VREFH Register (0xD5)

Bit	Field	Type	Initial	Description
7	EVHENB	R/W	0	ADC internal reference high voltage control bit.
				0: Enable ADC internal VREFH function. AVREFH/P2.0 pin
				is GPIO.
				1: Disable ADC internal VREFH function. AVREFH/P2.0
				pin is external AVREFH*(1) input pin.
4	ADPWS	R/W	0	PWM trigger ADC start control bit.
				0: Disable PWM trigger ADC start.
				1: Enable PWM trigger ADC start.
2	VHS[2]	R/W	0	ADC internal reference high voltage select bit for AIN12.
				0: ADC internal VREFH function is depend on
				VHS[1:0] ^{*(2)} .
				1: ADC internal VREFH function is internal VDD.
10	VHS[1:0]	R/W	00	ADC internal reference high voltage selects bits.
				00: 2.0V
				01: 3.0V
				10: 4.0V
				11: VDD
Else	Reserved	R	0	

^{*(1)} The AVREFH level must be between the VDD and 2.0V.

^{*(2)} If AIN12 channel is selected as internal 2V or 3V or 4V input channel. There is no any input pin from outside. In this time ADC reference high voltage must be internal VDD or External voltage, not internal 2V/3V/4V.



P1CON Register (0xD6)

Bit	Field	Туре	Initial	Description
71	P1CON[7:1]	R/W	0x00	P1 configuration control bit [*] .
				0: P1 can be analog input pin (ADC input pin) or digital
				GPIO pin.
				1: P1 is pure analog input pin and can't be a digital GPIO
				pin.

^{*} P1CON [7:1] will configure related Port1 pin as pure analog input pin to avoid current leakage.

P2CON Register (0x9E)

Bit	Field	Туре	Initial	Description
50	P2CON[5:0]	R/W	0x0	P2 configuration control bit*.
				0: P2 can be analog input pin (ADC input pin) or digital
				GPIO pin.
				1: P2 is pure analog input pin and can't be a digital GPIO
				pin.

^{*} P2CON [5:0] will configure related Port2 pin as pure analog input pin to avoid current leakage.

IENO Register (0xA8)

Bit	Field	Type	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
Else				Refer to other chapter(s)

IEN2 Register (0x9A)

Bit	Field	Туре	Initial	Description
1	EADC	R/W	0	ADC interrupt control bit.
				0: Disable ADC interrupt function.
				1: Enable ADC interrupt function.
Else				Refer to other chapter(s)

IRCON2 Register (0xBF)

Bit	Field	Туре	Initial	Description
0	ADCF	R/W	0	ADC interrupt request flag.
				0 = None ADC interrupt request.
				1 = ADC interrupt request.
Else				Refer to other chapter(s)



18.7 Sample Code

The following sample code demonstrates how to perform ADC to convert AIN5 with interrupt.

```
1 #define ADCAIN14_VDD (3 << 0) //AIN14 = VDD
  2 #define ADCAIN14_4V (2 << 0) //AIN14 = 4.0V
  3 #define ADCAIN14_3V (1 << 0) //AIN14 = 3.0V
  4 #define ADCAIN14_2V (0 << 0) //AIN14 = 2.0V
5 #define ADCIRREFVDD (1 << 2) //internal reference from VDD
6 #define ADCExHighRef (1 << 7) //high reference from AVREFH/P2.0
  7 #define ADCSpeedDiv16 (0 << 4) //ADC clock = fosc/16
  8 #define ADCSpeedDiv8 (1 << 4) //ADC clock = fosc/8</pre>
  9 #define ADCSpeedDiv1 (2 << 4) //ADC clock = fosc/1
 10 #define ADCSpeedDiv2 (3 << 4) //ADC clock = fosc/2
 11 #define ADCChannelEn (1 << 6) //enable ADC channel
 12 #define SelAIN5 (5 << 0) //select ADC channel 5
                           (1 << 6) //start ADC conversion
 13 #define ADCStart
 14 #define ADCEn
                            (1 << 7) //enable ADC
 15 #define EADC
                            (1 << 1) //enable ADC interrupt
 16 #define ClearEOC
                           0xDF;
 17
 18 unsigned int ADCBuffer; // data buffer
 19
 20 void ADCInit(void)
 21 {
 22
     P1 = 0x00;
 23
     P1M = 0x80;
      // set AIN5 pin's mode at pure analog pin
 25
     P2CON = 0x20; //AIN5/P25
      P2M &= 0 \times DF;
                        //input mode
 26
 27
      P2UR &= 0xDF; //disable pull-high
 28
 29
      // configure ADC channel and enable ADC.
 30 ADM = ADCEn | SelAIN5;
     // enable channel and select conversion speed
 31
     ADR = ADCChannelEn | ADCSpeedDiv1;
 32
      // configure reference voltage
 33
 34
      VREFH = ADCInRefVDD;
 35
 36
     // enable ADC interrupt
 37
     IEN2 \mid = EADC;
 38
     IEN0 |= 0x80; //enable global interrupt
 39
 40
      // start ADC conversion
 41
     ADM |= ADCStart;
 42 }
 43
 44 void ADCInterrupt (void) interrupt ISRAdc //0x8B
     if ((IRCON2 & 0 \times 01) == 0 \times 01) {
 46
       P17 = \sim P17;
 47
        IRCON2 &= 0 \times FE;
 48
                          //Clear ADCF
       ADCBuffer = (ADB << 4) + (ADR & 0x0F);
 49
       ADM &= ClearEOC;
       ADM |= ADCStart;
 51
 52 }
53 }
```



19 UART

The UART provides a flexible full-duplex synchronous/asynchronous receiver/transmitter. The serial interface provides an up to 1MHz flexible full-duplex transmission. It can operate in four modes (one synchronous and three asynchronous). Mode0 is a shift register mode and operates as synchronous transmitter/receiver. In Mode1-Mode3 the UART operates as asynchronous transmitter/receiver with 8-bit or 9-bit data. The transfer format has start bit, 8-bit/ 9-bit data and stop bit. Transmission is started by writing to the SOBUF register. After reception, input data are available after completion of the reception in the SOBUF register. TB80/RB80 bit can be used as the 9th bit for transmission and reception in 9-bit UART mode. Programmable baud rate supports different speed peripheral devices.

The UART features include the following:

- Full-duplex, 2-wire synchronous/asynchronous data transfer.
- Programmable baud rate.
- 8-bit shift register: operates as synchronous transmitter/receiver
- 8-bit / 9-bit UART: operates as asynchronous transmitter/receiver with 8 or 9-bit data bits and programmable baud rate.

19.1 UART Operation

The UART UTX and URX pins are shared with GPIO. In synchronous mode, the UTX/URX shared pins must set output high by software. In asynchronous mode (8-bit/9-bit UART), the UTX shared pins must set output high and URX set input high by software. Thus, URX/UTX pins will transfers to UART purpose. When UART disables, the UART pins returns to GPIO last status.

The UTX/URX pins also support open-drain structure. The open-drain option is controlled by PnOC bit. When PnOC=0, disable UTX/URX open-drain structure. When PnOC=1, enable UTX/URX open-drain structure. If enable open-drain structure, UTX/URX pin must set high level (IO mode control will be ignored) and need external pull-up resistor.

The UART supports interrupt function. ESO is UARTO transfer interrupt function control bit. UART transmitter and receiver interrupt function is controlled by ESO. When ESO = 0, disable transmitter/receiver interrupt function. When ESO = 1, enable UART transmitter/ receiver interrupt function. UART transmitter and receiver interrupt function are share interrupt vector 0x0023. When UART interrupt function enable, the program counter points to interrupt vector to do UART interrupt service routine after UART operating. TIO/RIO is UARTO interrupt request flag, and also to be the UART operating status indicator when interrupt is disabled. TIO and RIO must clear by software.

UART provides four operating mode (one synchronous and three asynchronous) controlled by



SOCON register. These modes can be support in different baud rate and communication protocols.

SM0	SM1	Mode	Synchronization	Clock Rate	Start Bit	Data Bits	Stop Bit	UART pins' mode and data	
0	0	0	Synchronous	Fcpu/12	х	8	x	UTX pin: P00M=1 and P00=1 URX pin: Transmitter: P01M=1 and P01=1 Receiver: P01M=0 and P01=1	
0	1	1	Asynchronous	Baud rate generator or T1 overflow rate	1	8	1	UTX pin: P00M=1 and P00=1	
1	0	2	Asynchronous	Fcpu/64 or Fcpu/32	1	9	1	URX pin: P01M=0	
1	1	3	Asynchronous	Baud rate generator or T1 overflow rate	1	9	1		

19.2 Mode 0: Synchronous 8-bit Receiver/Transmitter

ModeO is a shift register mode. It operates as synchronous transmitter/receiver. The UTX pin output shift clock for both transmit and receive condition. The URX pin is used to transmit and receive data. 8-bit data will be transmit and receive with LSB first. The baud rate is fcpu/12. Data transmission is started by writing data to SOBUF register. In the end of the 8th bit transmission, the TIO flag is set. Data reception is controlled by RENO bit and clearing RIO bits. When RENO=1 and RIO is from 1 to 0, data transmission starts and the RIO flag is set at the end of the 8th bit reception.

19.3 Mode 1: 8-bit Receiver/Transmitter with Variable Baud Rate


Mode1 supports an asynchronous 8-bit UART with variable baud rate. The transfer format includes 1 start bit, 8 data bits (LSB first) and 1 stop bit. Data is transmitted by UTX pin and received by URX pin. The baud rate clock source can be baud rate generator or T1 overflow controlled by BD bit. When BD=0, the baud rate clock source is from T1 overflow. When BD=1, the baud rate clock source is from baud rate generator controlled by SORELH and SORELL. Additionally, the baud rate can be doubled by SMOD bit.

Data transmission is controlled by RENO bit. After transmission configuration, load transmitted data into SOBUF, and then UART starts to transmit the pocket. The TIO flag is set at the beginning of



the stop bit.

Data reception is controlled by RENO bit. When RENO=1, data reception function is enabled. Data reception starts by receiving the start bit for master terminal, URX detects the falling edge of start bit, and then the RIO flag is set in the middle of a stop bit. Until reception completion, input data is stored in SOBUF register and the stop bit is stored in RB80.



19.4 Mode 2: 9-bit Receiver/Transmitter with Fixed Baud Rate

Mode2 supports an asynchronous 9-bit UART with fixed baud rate. The transfer format includes 1 start bit, 9 data bits (LSB first) and 1 stop bit. Data is transmitted by UTX pin and received by URX pin. The baud rate clock source is fixed to fcpu/64 or fcpu/32 and is controlled by SMOD bit. When SMOD=0, baud rate is fcpu/64. When SMOD=1, baud rate is fcpu/32.

Data transmission is controlled by RENO bit. After transmission configuration, load transmitted data into SOBUF, and then UART starts to transmit the pocket. The 9th data bit is taken from TB80. The TIO flag is set at the beginning of the stop bit.

Data reception is controlled by RENO bit. When RENO=1, data reception function is enabled. Data reception starts by receiving the start bit for master terminal, URX detects the falling edge of start bit, and then the RIO flag is set in the middle of a stop bit. Until reception completion, lower 8-bit input data is stored in SOBUF register and the 9th bit is stored in RB80.



19.5 Mode 3: 9-bit Receiver/Transmitter with Variable Baud Rate

Mode3 supports an asynchronous 9-bit UART with variable baud rate. The transfer format includes 1 start bit, 9 data bits (LSB first) and 1 stop bit. Data is transmitted by UTX pin and received by URX pin. The different between Mode2 and Mode3 is baud rate selection. In the Mode3, the baud rate clock source can be baud rate generator or T1 overflow controlled by BD bit. When BD=0, the baud rate clock source is from T1 overflow. When BD=1, the baud rate clock source is from baud rate generator controlled by SORELH and SORELL. Additionally, the baud rate can be doubled by SMOD bit.

Data transmission is controlled by RENO bit. After transmission configuration, load transmitted



data into SOBUF, and then UART starts to transmit the pocket. The 9th data bit is taken from TB80. The TIO flag is set at the beginning of the stop bit.

Data reception is controlled by RENO bit. When RENO=1, data reception function is enabled. Data reception starts by receiving the start bit for master terminal, URXO detects the falling edge of start bit, and then the RIO flag is set in the middle of a stop bit. Until reception completion, lower 8-bit input data is stored in SOBUF register and the 9th bit is stored in RB8O.



19.6 Multiprocessor Communication

UART supports multiprocessor communication between a master device and one or more slaver device in Mode2 and Mode3 (9-bit UART). The master identifies correct slavers by using the 9th data bit. When the communication starts, the master transmits a specific address byte with the 9th bit is set "1" to selected slavers, and then transmits a data byte with the 9th bit is set "0" in the following transmission.

Multiprocessor communication is controlled by SM20 bit. When SM20=0, disable multiprocessor communication. When SM20=1, enable multiprocessor communication. If SM20 is set, the UART reception interrupt is only generated when the 9th received bit is "1" (RB80). The slavers will compare received data with its own address data by software. If address byte is match, the slavers clear SM20 bit to enable interrupt function in the following data transmission. The slavers with unmatched address, their SM20 keep in "1" and will not generate interrupt in the following data transmission.

19.7 Baud Rate Control

The UART mode 0 has a fixed baud rate at fcpu/12, and the mode 2 has two baud rate selection which is chosen by SMOD register: fcpu/64 (SMOD = 0) and fcpu/32 (SMOD = 1).

The baud rate of UART mode 1 and mode 3 is generated by either SORELH/SORELL registers (BD = 1) or Timer 1 overflow period (BD = 0). The SMOD bit doubles the frequency from the generator.

If the SORELH/SORELL is selected (BD = 1) in mode 1 and 3, the baud rate is generated as following equation.

Baud Rate =
$$2^{\text{SMOD}} \times \frac{\text{fcpu}}{64 \times (1024 - \text{SOREL})} bps$$



	J	· ·	,	
Baud Rate	SMOD	SORELH	SORELL	Accuracy
4800	0	0x03	0xE6	0.16 %
9600	0	0x03	0xF3	0.16 %
19200	1	0x03	0xF3	0.16 %
38400	1	0x03	0xF9	-6.99 %
56000	1	0x03	0xFB	-10.71 %
57600	1	0x03	0xFC	8.51 %
115200	1	0x03	0xFE	8.51 %
128000	1	0x03	0xFE	-2.34 %
250000	1	0x03	0xFF	0 %

Table 19-1 Recommended Setting for Common UART Baud Rates (fcpu = 8 MHz)

If the Timer 1 overflow period is selected (BD = 0) in mode 1 and 3, the baud rate is generated as following equation. The Timer 1 must be in 8-bit auto-reload mode which can generate periodically overflow signals.

Baud Rate =
$$2^{\text{SMOD}} \times \frac{\text{T1 clock rate}}{32 \times (256 - \text{TH1})} bps$$

Table 19-2 Recommended Setting T1 overflow period (T1 clock=32M) for Common UART Baud Rates (fcpu = 8 MHz)

Baud Rate	SMOD	Timer Period	TH1/TL1	Accuracy
4800	0	6.510 us	0x30	0.16 %
9600	1	6.510 us	0x30	0.16 %
19200	1	3.255 us	0x98	0.16 %
38400	1	1.628 us	0xCC	0.16 %
56000	1	1.116 us	0xDC	-0.80 %
57600	1	1.085 us	0xDD	-0.80 %
115200	1	0.543 us	0xEF	2.08 %
128000	1	0.488 us	0xF0	-2.40 %

* Note:

- 1. When baud rate generator source is T1 overflow rate, the max counter value is 0xFB. (Only supports $0x00\sim0xFB$).
- 2. When baud rate generator source is T1 overflow rate, the system clock fcpu must be greater four times to T1 overflow rate.



19.8 Power Saving

The UART module has clock gating function for saving power. When RENO bit is 0, the UART module internal clocks are halted to reduce power consumption. UART relevant register (SOCON, SOCON2, SOBUF, SORELL, SORELH and SMOD bit) are unable to access.

Conversely, when RENO bit is 1, UART internal clocks are run, and registers can access. The RENO bit must be set to 1, before the initial setting UART.

19.9 UART Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SOCON	SM0	SM1	SM20	REN0	TB80	RB80	TI0	RI0
S0CON2	BD	-	-	-	-	-	-	-
SOBUF	S0BUF7	S0BUF6	S0BUF5	S0BUF4	S0BUF3	S0BUF2	S0BUF1	S0BUF0
PCON	SMOD	-	-	-	P2SEL	GF0	STOP	IDLE
SORELH	-	-	-	-	-	-	SOREL9	SOREL8
SORELL	SOREL7	SOREL6	SOREL5	SOREL4	SOREL3	SOREL2	SOREL1	RORELO
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
POOC	-	-	-	P06OC	P05OC	P04OC	P010C	P00OC
POM	P07M	P06M	P05M	P04M	P03M	P02M	P01M	P00M
P0	P07	P06	P05	P04	P03	P02	P01	P00



SOCON Register (0x98)

Bit	Field	Туре	Initial	Description
76	SM[0:1]	R/W	00	UART mode selection
				00: Mode 0
				01: Mode 1
				10: Mode 2
				11: Mode 3
5	SM20	R/W	0	Multiprocessor communication (mode 2, 3)
				0: Disable
				1: Enable
4	REN0	R/W	0	UART module (and reception function)
				0: Disable for power saving*
				1: Enable for UART operating
3	TB0	R/W	0	The 9 th bit transmission data (mode 2, 3)
2	RB0	R/W	0	The 9 th bit data from reception
1	TI0	R/W	0	UART interrupt flag of transmission
0	RIO	R/W	0	UART interrupt flag of reception

^{*} When RENO bit is 0, UART relevant register are unable to access, and the module internal clocks are halted.

* Note: TIO and RIO are clear by software when interrupt is enabled.

SOCON2 Register (0xD8)

Bit	Field	Туре	Initial	Description
7	BD	R/W	0	Baud rate generators selection (mode 1, 3)
				0: Timer 1 overflow period
				1: Controlled by SORELH, SORELL registers
60	Reserved	R	0x00	

SOBUF Register (0x99)

Bit	Field	Туре	Initial	Description	
70	SOBUF	R/W	0x00	Action of writing data triggers UART communication (L	
				first). Reception data is available to read by the end of	
				packages.	



PCON Register (0x87)

Bit	Field	Туре	Initial	Description
7	SMOD	R/W	0	UART baud rate control.
				In UART mode 0: Unused.
				In UART mode 1, 3: The baud rate is generated as the
				equation in section 19.7 (Baud Rate Control).
				In UART mode 2:
				0: fcpu/64
				1: fcpu/32
60				Refer to other chapter(s)

SORELH/SORELL Registers (SORELH: 0xBA, SORELL: 0xAA)

Bit	Field	Туре	Initial	Description
1510	Reserved	R	0x00	
90	SOREL[9:0]	R/W	0x00	SORELH[1:0] & SORELL[7:0]. UART Reload Register is used
				for UART baud rate generation.

IENO Register (0xA8)

Else	L30	11,7 VV	0	Refer to other chapter(s)
1	FS0	R/W	0	Enable UART interrupt
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
Bit	Field	Type	Initial	Description

POOC Register (0xE4)

	-8 (- /			
Bit	Field	Туре	Initial	Description
1	P010C	R/W	0	0: Switch P0.1 (URX) to input mode (required)
				1: Switch P0.1 (URX) to open drain mode*
0	P00OC	R/W	0	0: Switch P0.0 (UTX) to push-pull mode
				1: Switch P0.0 (UTX) to open-drain mode
Else				Refer to other chapter(s)

^{*} Setting P01OC as high causes URX cannot receive data.



POM Register (0xF9)

Bit	Field	Туре	Initial	Description
1	P01M	R/W	0	0: Set P0.1 (URX) as input mode (required)
				1: Set P0.1 (URX) as output mode*
0	P00M	R/W	0	0: Set P0.0 (UTX) as input mode*
				1: Set P0.0 (UTX) as output mode (required)
Else				Refer to other chapter(s)

^{*} The URX and UTX respectively require input and output mode selection to receive/transmit data appropriately.

P0 Register (0x80)

Bit	Field	Туре	Initial	Description
1	P01	R/W	0	This bit is available to read at any time for monitoring
				the bus statue.
0	P00	R/W	0	0: Set P0.0 (UTX) always low*
				1: Make P0.0 (UTX) can output UART data (required)
Else				Refer to other chapter(s)

^{*} Setting P00 initially high because UART block drive the shared pin low signal only.



19.10 Sample Code

The following sample code demonstrates how to perform UART mode 1 with interrupt.

```
1 #define SYSUartSM0
                        (0 << 6)
 2 #define SYSUartSM1
                        (1 << 6)
 3 #define SYSUartSM2
                        (2 << 6)
                        (3 << 6)
 4 #define SYSUartSM3
 5 #define SYSUartREN
                        (1 << 4)
 6 #define SYSUartSMOD (1 << 7)
 7 #define SYSUartES0
                       (1 << 4)
 8
 9 void SYSUartInit(void)
10 {
11
     // set UTX, URX pins' mode at here or at GPIO initialization
12
     P00 = 1;
     POM = POM \mid 0x01 \& \sim 0x02;
13
14
     // configure UART mode between SMO and SM3, enable URX
15
     S0CON = SYSUartSM1 | SYSUartREN;
     // configure UART baud rate
16
    PCON = SYSUartSMODE1;
17
     SOCON2 = SYSUartBD1;
18
19
     SORELH = 0 \times 03;
20
     SORELL = OxFE;
21
22
    // enable UART interrupt
23
    IEN0 |= SYSUartES0;
24
    // send first UTX data
     SOBUF = uartTxBuf;
25
26 }
27
28 void SYSUartInterrupt(void) interrupt ISRUart //0x23
29 {
30
    if (TIO == 1) {
      SOBUF = uartTxBuf;
31
32
      TIO = 0;
    } else if (RIO == 1) {
33
34
      uartRxBuf = SOBUF;
35
     RIO = 0;
36
    }
37 }
```



20 SPI

The SPI a serial communicate interface for data exchanging from one MCU to one MCU or other hardware peripherals. It is a simple 8-bit interface without a major definition of protocol, packet or control bits. The SPI transceiver includes three pins, clock (SCK), data input and data output (MISO/MOSI) to send data between master and slaver terminals. An optional slave select pin (SSN) can be enabled by register in slave mode. The SPI interface builds in 4-mode which are the clock idle status and the clock phases.

- Full-duplex, 3-wire synchronous data transfer.
- Master (SCK is clock output) or Slave (SCK is clock input) operation.
- Seven SPI Master baud rates.
- Slave Clock rate up to fcpu/8.
- 8-bit data transmitted MSB first, LSB last.
- Serial clock with programmable polarity and phase.
- Master Mode fault error flag with MCU interrupt capability.
- Write collision flag protection.

20.1 SPI Operation


The SPCON register can control SPI operating function, such as: transmit/receive, clock rate, data transfer direction, SPI clock idle status and clock control phase and enable this circuit. This SPI circuit will transmit or receive 8-bit data automatically by setting SPEN in SPCON register and write or read SPDAT register.

CPOL bit is designed to control SPI clock idle status. CPHA bit is designed to control the clock edge direction of data receive. CPOL and CPHA bits decide the SPI format. The SPI data transfer direction is MSB bit to LSB bit.

The SPI supports 4-mode format controlled by CPOL and CPHA bits. The edge direction is "Data Transfer Edge". When setting rising edge that means to receive and transmit one bit data at SCK rising edge, and data transition is at SCK falling edge. When setting falling edge, that means to receive and transmit one bit data at SCK falling edge, and data transition is at SCK rising edge.

"CPHA" is the clock phase bit controls the phase of the clock on which data is sampled. When CPHA=1, the SCK first edge is for data transition, and receive and transmit data is at SCK 2nd edge. When CPHA=0, the 1st bit is fixed already, and the SCK first edge is to receive and transmit data. The SPI data transfer timing as following figure:





The SPI supports interrupt function. ESPI is SPI interrupt function control bit. ESPI=0, disable SPI interrupt function. ESPI=1, enable SPI interrupt function. When SPI interrupt function enable, the program counter points to interrupt vector to do SPI interrupt service routine after SPI operating. SPIF is SPI interrupt request flag, and also to be the SPI operating status indicator when ESPI= 0, but cleared by reading the SPSTA, SPDAT registers.

SPI builds in chip selection function to implement SPI multi-device mode. One master communicating with several slave devices in SPI bus, and the chip selection decides the pointed device. The chip selection pin is SSN pin.

The SPI pins also support open-drain structure. The open-drain option is controlled by PnOC bits. When PnOC=0, disable SPI open-drain structure. When PnOC=1, enable SPI open-drain structure. If enable open-drain structure, SPI pins must be set input mode and need external pull-up resistor.



20.2 SPI Master

The SPI master mode has seven types of clock generator from fcpu/2 to fcpu/128. Generated clock is outputted through SCK pin (shared with P0.6) and its idle status is controlled by CPOL.

The phase of data input and output is automatically specified by CPHA register. In master mode MOSI pin (shared with P0.5) plays the role of data output, and MISO pin (shared with P0.4) fetches data from slave device. A SPI communication is started by writing SPDAT register; the received data from MISO is available to read after the end of data transmission.

The master mode has two status flags with interrupt function:


SPIF register indicates the end of one byte data communication. An interrupt would be issued at the same time if ESPI bit is enabled.

MODF is issued by SSN (shared with P0.3) low status while transmission. This interrupt source can be masked by setting SSDIS bit.

20.3 SPI Slave

The SPI slave mode monitors SCK pin to control its MISO and MOSI communication. However, the maximum clock rate is limited at fcpu/8. Slave device(s) are expected to specify its CPOL and CPHA setting as the same configuration of the connected SPI bus.

The slave mode treats MOSI pin as its data input, and MISO pin as its data transmission. By default, the SSDIS register is low which means the slave select pin (SSN) is functional. A SPI communication would be processed if the SSN is low status. Thus, a slave device is suspended if its SSN is high status. But in CPHA = 0, Strictly SSN must follow each 8-bit data needs to be included with falling edge and rising edge, CPHA=1 is not limitation.





The slave mode has two status flags with interrupt function:

SPIF indicates the end of one byte data communication. The original SPDAT's value has been transmitted, and the received data from MOSI is ready to be read on SPDAT.

MODF indicates that the slave select pin (SSN) has turned high before a completion of one byte communication. In other word, the last time of SPI communication is broken.

20.4 Power Saving

The SPI module has clock gating function for saving power. When SPEN bit is 0, the SPI module internal clocks are halted to reduce power consumption. SPI relevant register (SPCON, SPSTA and SPDAT) are unable to access. Conversely, when SPEN bit is 1, SPI internal clocks are run, and registers can access. The SPEN bit must be set to 1, before the initial setting SPI.

20.5 SPI Registers

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPCON	SPR2	SPEN	SSDIS	MATR	CPOL	СРНА	SPR1	SPR0
SPSTA	SPIF	WCOL	SSERR	MODF	-	-	-	-
SPDAT	SPDAT7	SPDAT6	SPDAT5	SPDAT4	SPDAT3	SPDAT2	SPDAT1	SPDAT0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	ET2RL	-	ET2C3	ET2C2	ET2C1	ET2C0	ESPI	EI2C
P0OC	-	-	-	P06OC	P05OC	P04OC	P010C	P00OC
POM	P07M	P06M	P05M	P04M	P03M	P02M	P01M	P00M



SPCON Register (0xE2)

Bit	Field	Туре	Initial	Description
7,1,0	SM[2:0]	R/W	000	SPI baud rate generator (master mode only)
				000: fcpu/2
				001: fcpu/4
				010: fcpu/8
				011: fcpu/16
				100: fcpu/32
				101: fcpu/64
				110: fcpu/128
				111: reserved
6	SPEN	R/W	0	SPI communication function
				0: Disable for power saving*
				1: Enable for SPI operating
5	SSDIS	R/W	0	Slave select pin function (MSTR = 0, CPHA = 0 only)
				0: Enable slave selection pin (SSN) function
				1: Disable slave select pin (SSN) function
4	MSTR	R/W	1	SPI mode
				0: Slave mode
				1: Master mode
3	CPOL	R/W	0	SCK pin idle status
				0: SCK idle low
				1: SCK idle high
2	СРНА	R/W	1	Clock phase of data latch control
				0: Data latched by the first of clock edge
				1: Data latched by the second of clock edge

^{*} When SPEN bit is 0, SPI relevant register are unable to access, and the module internal clocks are halted.



SPSTA Register (0xE1)

Bit	Field	Туре	Initial	Description
7	SPIF	R	0	SPI complete communication flag
				Set automatically at the end of communication
				Cleared automatically by reading SPSTA, SPDAT registers
6	WCOL	R	0	Write collision flag
				Set automatically if write SPDAT during communication
				Cleared automatically by reading SPSTA, SPDAT registers
5	SSERR	R	0	Synchronous slave select pin error
				Set automatically if SSN error controlling
				Cleared automatically by clear SPEN
4	MODF	R	0	Mode fault flag
30	Reserved	R	0x00	

SPDAT Register (0xE3)

	• • •			
Bit	Field	Туре	Initial	Description
70	SPDAT	R/W	0x00	Master mode: action of writing data triggers SPI
				communication; reception data is readable after the end
				of one byte communication (SPIF automatically set).
				Slave mode: written data would be transmitted by SCK
				input; reception data is available to read after the end of
				one byte communication (SPIF automatically set).

IENO Register (0xA8)

Bit	Field	Туре	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
Else				Refer to other chapter(s)

IEN1 Register (0xB8)

Bit	Field	Type	Initial	Description	
1	ESPI	R/W	0	Enable SPI interrupt	
Else				Refer to other chapter(s)	



POOC Register (0xE4)

Bit	Field	Туре	Initial	Description
4	P06OC	R/W	0	0: Switch P0.6 (SCK) to input or output mode
				1: Switch P0.6 (SCK) to open-drain mod
3	P05OC	R/W	0	0: Switch P0.5 (MOSI) to input or output mode
				1: Switch P0.5 (MOSI) to open-drain mode
2	P04OC	R/W	0	0: Switch P0.4 (MISO) to input or output mode
				1: Switch P0.4 (MISO) to open-drain mod
Else				Refer to other chapter(s)

POM Register(0xF9)

Bit	Field	Туре	Initial	Description
6	P06M	R/W	0	0: Set P0.6 (SCK) as input mode slave mode
				1: Set P0.6 (SCK) as output mode master mode
5	P05M	R/W	0	0: Set P0.5 (MOSI) as input mode slave mode
				1: Set P0.5 (MOSI) as output mode master mode
4	P04M	R/W	0	0: Set P0.4 (MISO) as input mode master mode
				1: Set P0.4 (MISO) as output mode slave mode
3	P03M	R/W	0	0: Set P0.3 (SSN) as input mode [*]
				1: Set P0.3 (SSN) as output mode [*]
Else				Refer to other chapter(s)

¹Setting SCK as input mode is essential in slave mode; setting as output mode is recommended in master mode.

²Setting MISO as input mode is essential in master mode; setting as output mode is recommended in slave mode.

³Setting MOSI as input mode is essential is slave mode; setting as output mode is recommended in master mode.

^{*}If slave mode with SSN function: essentially to set SSN as input mode.



20.6 Sample Code

The following sample code demonstrates how to perform SPI Master with interrupt.

```
1 #define SpiMaster
                      (1 << 4) //SPI = Master mode
                      (1 << 4) //SPI = Slave mode
2 #define SpiSlave
3 #define SpiMode0
                      (0 << 2) //SCK idle low, data latch at rising edge
10
11 unsigned char u8SpiData = 0; // data buffer
12 unsigned char u8TxCompleted = 0;
13
14 void SpiMaster (void)
15 {
   unsigned char u8RcvData = 0;
17
    //SCK & MOSI = output, MISO = input
18
19
    POM = 0x60;
20
    //Enable Spi, Master mode, SSN pin disable, Fclk/128
21
    //SCK idle low, data latch at falling edge
22
    SPCON = SpiEn | SpiMaster | SpiModel | SpiSSNDis | 0x82;
23
    //Enable Global/SPI interrupt
24
   IEN1 |= 0 \times 02;
25
   IEN0 |= 0x80; //enable global interrupt
26
27
   while (1) {
   SPDAT = 0x55;
28
29
    while(!u8TxCompleted);
                            // wait end of transmition
30
    u8TxCompleted = 0;
                             // clear sw flag
                             // receive 0x66
31
    u8RcvData = u8SpiData;
32
33
    SPDAT = 0x99;
    while(!u8TxCompleted);
                             // wait end of transmition
34
35
    u8TxCompleted = 0;
                            // clear sw flag
36
    u8RcvData = u8SpiData;
                            // receive 0xAA
37
   }
38 }
39
40 void SpiInterrupt (void) interrupt ISRSpi //0x4B
41 {
42 switch (SPSTA)
                             // Clear SPI flag (SPIF) by reading
43
   {
44
    case 0x80:
      u8SpiData = SPDAT;
45
46
      u8TxCompleted = 1;
      break;
47
    case 0x10:
48
      // Mode Fault
49
50
       break;
51 }
52 }
```



21 I2C

The I2C is a serial communication interface for data exchanging from one MCU to one MCU or other hardware peripherals. The device can transmit data as a master or a slave with two bi-directional IO, SDA (Serial data output) and SCL (Serial clock input).

When a master transmit data to a slave, it's called "WRITE" operation; when a slave transmit data to a master, it's called "READ" operation. It also supports multi-master communication and keeps data transmission correctly by an arbitration method to decide one master has the control on bus and transmit its data.


- Master Tx, Rx Mode
- Slave Tx, Rx mode (with general address call) for multiplex slave in single master situation.
- 2-wire synchronous data transfer/receiver.
- Support 100K/400K clock rate.

21.1 I2C Protocol

I2C transmission structure includes a START(S) condition, 8-bit address byte, one or more data byte and a STOP (P) condition. START condition is generated by master to initial any transmission.

Data is transmitted with the Most Significant Bit (MSB) first. In address byte, the higher 7-bit is address bit and the lowest bit is data direction (R/W) bit. When R/W=0, it assigns a "WRITR" operation. When R/W=1, it assigns a "READ" operation.

After each byte is received, the receiver (a master or a slave) must send an acknowledge (ACK). If transmitter can't receive an ACK, it will recognize a not acknowledge (NACK). In WRITE operation, the master will transmit data to the slave and then waits for ACK from slave. In READ operation, the slave will transmit data to the master and then waits for ACK from master. In the end, the master will generate a STOP condition to finish transmission.






21.2 I2C Transfer Modes

The I2C can operate as a master/slave to execute the 8-bit serial data transmission/reception operation. Thus, the module can operate in one of four modes: Master Transmitter, Master Receiver, Slave Transmitter and Slave Receiver.


21.2.1 Master Transmitter Mode

The master transmits information to the slave. The serial data is output via SDA while the serial clock is output on SCL. Data transmission starts via generate a START(S) signal. After the START signal, the specific address byte of slave device is sent. The address byte includes 7-bit address bit and an 8th data direction (R/W) bit. The R/W is set "0" to enable the master transmission. In the following, the master transmits one or more data byte to the slaver. After each data is transmitted, the master waits for the acknowledge (ACK) from the slave. In the end, the master generates a STOP (P) signal to terminate the data transmission.



21.2.2 Master Receiver Mode


The master receives the information from the slave. The serial data input via SDA while the serial clock output on SCL. Data reception starts via generate a START(S) signal. After the START signal, the specific address byte of slave device is sent. The address byte includes 7-bit address bit and an 8th data direction (R/W) bit. The R/W is set "1" to enable the master reception. In the following, the master receives one or more data byte from the slaver. After each data is received, the master generates the acknowledge (ACK) or not acknowledge (NACK) to the slave via the status of AA bit. In the end, the master generates a STOP (P) signal to terminate the data transmission.






21.2.3 Slave Transmitter Mode

The slave transmits information to the master. The serial data output via SDA while the serial clock input on SCL. Data transmission starts via receive a START(S) signal from the master. After the START signal, the specific address byte of slave device is received. The address byte includes 7-bit address bit and an 8th data direction (R/W) bit. The R/W is set "1" to enable the slave transmission. If the received address byte match the address in I2CADR register, the slave generate an acknowledge (ACK). Otherwise, if general call address condition is set (GC=1), the slave also generate an acknowledge (ACK) after general call address (0x00) is received. In the following, the slave transmits one or more data byte to the master. After each data is transmitted, the slave waits for the acknowledge (ACK) from the master. In the end, the slave receives a STOP (P) signal from the master to terminate the data transmission.



21.2.4 Slave Receiver Mode


The slave receives information from the master. Both the serial data and the serial clock are input on SDA and SCL. Data reception starts via receive a START(S) signal from the master. After the START signal, the specific address byte of slave device is received. The address byte includes 7-bit address bit and an 8th data direction (R/W) bit. The R/W is set "0" to enable the slave reception. If the received address byte match the address in I2CADR register, the slave generate an acknowledge (ACK). Otherwise, if general call address condition is set (GC=1), the slave also generate an acknowledge (ACK) after general call address (0x00) is received. In the following, the slave receives one or more data byte from the master. After each data is receives, the slave generates the acknowledge (ACK) or not acknowledge (NACK) to the master via the status of AA bit. In the end, the slave receives a STOP (P) signal from the master to terminate the data transmission.





21.3 General Call Address

In I2C bus, the first 7-bit is the slave address. Only the address matches slave address, the slave will response an ACK. The exception is the general call address which can address all slave devices. When this address occur, all devices should response an acknowledge (ACK). The general call address is a special address which is reserved as all "0" of 7-bit address. The general call address function is control by GC bit. Set this bit will enable general call address and clear it will disable. When GC=1, the general call address will be recognized. When GC=0, the general call address will be ignored.



21.4 Serial Clock Generator

In master mode, the SCL clock rate generator's is controlled by CR[2:0] bit of I2CCON register.

When CR[2:0]=000~110, SCL clock rate is from internal clock generator.

SCL Clock Rate =
$$\frac{\text{Fcpu}}{\text{Prescaler}}$$
 (Prescaler = 256~60)

When CR[2:0]=111, SCL clock rate is from Timer 1 overflow rate.

$$SCL Clock Rate = \frac{Timer 1 Overflow}{8}$$

The table below shows the clock rate under different setting.

CD3	CD1	CDO	I2C	Bit Frequency (kHz)		
CR2	CR1	CR0	Prescaler	6MHz	8MHz	
0	0	0	256	23	31	
0	0	1	224	27	36	
0	1	0	192	31	42	
0	1	1	160	37	50	
1	0	0	960	6.25	8	
1	0	1	120	50	67	
1	1	0	60	100	133	
1	1	1	(Timer 1 overflow rate)/8			



Note:

- 1. The first step of I2C operation is to setup the I2C pins' mode. Must be set "input mode" in SDA/SCL pins.
- 2. When clock generator source is T1 overflow rate, the max counter value is 0xFB. (Only supports 0x00~0xFB). And in this time if T1 clock rate is IHRC_32MHz, SCL maximum clock rate is 800kHz.
- 3. If user wants to generate SCL clock rate is 100kHz/400kHz, you can set T1 counter value is 0xD8/0xF6 easily.

21.5 Synchronization and Arbitration

In multi-master condition, more than one master may transmit on bus in the same time. It must be decided which master has the control of bus and complete its transmission. Clock synchronization and arbitration are used to configure multi-master transmission. Clock synchronization is executed by synchronizing the SCL signal with anther devices.

When two masters want to transmit data in the same, the clock synchronization will start by the High to Low transition on the SCL. If master 1 clock set LOW first, it holds the SCL in LOW status until the clock transit to HIGH status. However, if anther master clock still keep LOW status, the Low to High transition of master 1 may not change SCL status (SCL keep LOW). In the other word, SCL keep LOW by the master with the longest clock time in LOW status. The SCL will transit from LOW to HIGH when the all devices clock transit to HIGH status. In the duration, the master1 will keep in HIGH status and wait for SCL transition (from LOW to HIGH), then continue its transmission. After clock synchronization, all devices clock and SCL clock are the same. Arbitration is used to decide which master can complete its transmission by SDA signal. Two masters may send out a START condition and transmit data on bus in the same time. They may influence by each other. Arbitration will force one master to lose the control on bus. Data transmission will keep until master output different data signal. If one master transmits HIGH status and anther master transmits LOW status, the SDA will be pull low. The master output High will detect the different with SDA and lose the control on bus. The mater with LOW status wins the bus control and continues its transmission. There is no data miss during arbitration.



21.6 System Management Bus Extension

The optional System Management Bus (SMBus) protocol hardware supports 3 types timeout detection: (1) Tmext Timeout Detection: The cumulative stretch clock cycles within one byte. (2)Tsext Timeout Detection: The cumulative stretch clock cycles between start and stop condition. (3)Timeout Detection: The clock low measurement.

Timeout detection is controlled by SMBSEL and SMBDST registers. The SMBEXE bit of SMBSEL is SMBus extension function enable bit. When SMBEXE=1, SMBus extension function is enabled. Otherwise, Disable SMBus extension function. Timeout type and period setting is controlled by SMBTOP[2:0] and SMBDST. The period of SMBus timeout is controlled by three 16-bit buffers of Tmex, Tsext and Tout. The equation is as following.

$$Tmext/Tsext/Tout = \frac{Timeout Period(sec)xFcpu(Hz)}{1024}$$

Tmext is support by two 8-bit register of Tmext_L and Tmext_H. Tmext_L hold the low byte and Tmext_H hold high byte. Tsext is support by two 8-bit register of Tsext_L and Tsext_H. Tsext_L hold the low byte and Tsext_H hold high byte. Tout is support by two 8-bit register of Tout_L and Tout_H. Tout_L hold the low byte and Tout_H hold high byte.

Tuno	Time out period	Fcpu=8MHz			
Туре	Time out period	DEC	HEX		
Tmext	5ms	39	27		
Tsext	25ms	195	C3		
Tout	35ms	273	111		

By the setting of SMBTOP[2:0] to choose register type (as the table below), and write to register by write data to SMBDST register.

SMBTOP[2:0]	SMBDST	Description
000	Tmext_L	Select the low byte of Tmext register.
001	Tmext_H	Select the high byte of Tmext register.
010	Tsext_L	Select the low byte of Tsext register.
011	Tsext_H	Select the high byte of Tsext register.
100	Tout_L	Select the low byte of Tout register.
101	Tout_H	Select the high byte of Tout register.



When the SMBus extension function is enabled the lower 3-bit of I2CSTA hold the information about time out as the table below.

I2CSTA	Description
XXXX X000	No timeout errors.
XXXX XXX1	Tout timeout error.
XXXX XX1X	Tsext timeout error.
XXXX X1XX	Tmext timeout error.

21.7 Power Saving

The I2C module has clock gating function for saving power. When ENS1 bit is 0, the I2C module internal clocks are halted to reduce power consumption. I2C relevant register (I2CDAT, I2CADR, I2CCON, I2CSTA, SMBSEL and SMBDST) are unable to access. Conversely, when ENS1 bit is 1, I2C internal clocks are run, and registers can access. The ENS1 bit must be set to 1, before the initial setting I2C.

21.8 I2C Registers

D '-1	D'1 7	D'I C	D'I E	D'I 4	D'1 2	D'1 2	D'I 4	D'1 0
Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
12CDAT	I2CDAT7	I2CDAT6	I2CDAT5	I2CDAT4	I2CDAT3	I2CDAT2	I2CDAT1	I2CDAT0
I2CADR	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	GC
I2CCON	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
12CSTA	I2CSTA7	I2CSTA6	I2CSTA5	I2CSTA4	I2CSTA3	I2CSTA2	I2CSTA1	I2CSTA0
SMBSEL	SMBEXE	-	-	_	-	SMBSTP2	SMBSTP1	SMBSTP0
SMBDST	SMBD7	SMBD6	SMBD5	SMBD4	SMBD3	SMBD2	SMBD1	SMBD0
IEN0	EAL	-	ET2	ES0	ET1	EX1	ET0	EX0
IEN1	ET2RL	-	ET2C3	ET2C2	ET2C1	ET2C0	ESPI	EI2C
POM	P07M	P06M	P05M	P04M	P03M	P02M	P01M	P00M
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M





I2CDAT Register (0xDA)

Bit	Field	Type	Initial	Description
7:0	I2CDAT[7:0]	R/W	0x00	The I2CDAT register contains a byte to be transmitted
				through I2C bus or a byte which has just been received
				through I2C bus. The CPU can read from and write to
				this 8-bit, directly addressable SFR while it is not in the
				process of byte shifting. The I2CDAT register is not
				shadowed or double buffered so the user should only
				read I2CDAT when an I2C interrupt occurs.

I2CADR Register (0xDB)

Bit	Field	Туре	Initial	Description	
7:1	I2CADR[6:0]	R/W	0x00	0x00 I2C slave address	
0	GC	R/W	0	General call address (0X00) acknowledgment	
				0: ignored	
				1: recognized	



I2CCON Register (0xDC)

Bit	Field	Туре	Initial	Description
7,1,0	CR[2:0]	R/W	0	I2C clock rate
				000: fcpu/256
				001: fcpu/224
				010: fcpu/192
				011: fcpu/160
				100: fcpu/960
				101: fcpu/120
				110: fcpu/60
				111: Timer 1 overflow-period/8
6	ENS1	R/W	0	I2C functionality
				0: Disable for power saving*
				1: Enable for I2C operating
5	STA	R/W	0	START flag
				0: No START condition is transmitted.
				1: A START condition is transmitted if the bus is free.
4	STO	R/W	0	STOP flag
				0: No STOP condition is transmitted.
				1: A STOP condition is transmitted to the I2C bus in
				master mode.
3	SI	R/W	0	Serial interrupt flag
				The SI is set by hardware when one of 25 out of 26
				possible I2C states is entered. The only state that does
				not set the SI is state F8h, which indicates that no
				relevant state information is available. The SI flag must
				be cleared by software. In order to clear the SI bit, '0'
				must be written to this bit. Writing a '1' to SI bit does
				not change value of the SI.
2	AA	R/W	0	Assert acknowledge flag
				0: A NACK will be returned when a byte has received
				1: An ACK will be returned when a byte has received

^{*} When ENS1 bit is 0, I2C relevant register are unable to access, and the module internal clocks are halted.

I2CSTA Register (0xDD)

Bit	Field	Туре	Initial	Description
7:3	I2CSTA[7:3]	R	11111	I2C Status Code
20	I2CSTA[2:0]	R	000	SMBus Status Code





I2C status code and status

	Ctatus		Application :	softwa	re resp	onse		
Mode	Status Code	Status of the I2C	To/from I2CDAT		TO 12	CCON		Next action taken by I2C hardware
	Code		TO/TTOTITIZEDAT	STA	STO	SI	AA	
er tter/ ⁄er	08H	A START condition has been transmitted	Load SLA+R	х	0	0	х	SLA+R/W will be transmitted; ACK will be received
Master ansmitte Receiver		A repeated START condition	Load SLA+R					SLA+R/W will be transmitted; ACK will be received
Master Transmitter/ Receiver	10H	has been transmitted.	Load SLA+W	Х	0	0	Х	SLA+W will be transmitted; I2C will be switched to MST/TRX mode.
			Load data byte	0	0	0	Х	Data byte will be transmitted; ACK will be received.
		CLA LIM has been transmitted.	No action	1	0	0	Х	Repeated START will be transmitted.
	18H	SLA+W has been transmitted; ACK has been received	No action	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset.
		ACK has been received	No action	1	1	0	Х	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
			Load data byte*	0	0	0	Х	Data byte will be transmitted; ACK will be received.
		SLA+W has been transmitted;	No action	1	0	0	Х	Repeated START will be transmitted.
tter	20H	not ACK has been received	No action	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset.
Master Transmitter		not ACK has been received	No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
Ë		Data byte in I2CDAT has been transmitted; ACK has been received	Load data byte	0	0	0	Х	Data byte will be transmitted; ACK bit will be received.
ter			No action	1	0	0	Х	Repeated START will be transmitted.
Z as			No action	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset.
_			No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
		Data byte in I2CDAT has been	Load data byte*	0	0	0	Х	Data byte will be transmitted; ACK will be received.
			No action	1	0	0	Х	Repeated START will be transmitted.
	30H	transmitted; not ACK has been	No action	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset.
		received	No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
	40H	SLA+R has been transmitted;	No action	0	0	0	0	Data byte will be received; not ACK will be returned
	400	ACK has been received	No action	0	0	0	1	Data byte will be received; ACK will be returned
			No action	1	0	0	Х	Repeated START condition will be transmitted
<u>-</u>	48H	SLA+R has been transmitted;	No action	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset
Master Receiver	46П	not ACK has been received	No action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
	50H	Data byte has been received;	Read data byte	0	0	0	0	Data byte will be received; not ACK will be returned
ast	SUH	ACK has been returned	Read data byte	0	0	0	1	Data byte will be received; ACK will be returned
Σ			Read data byte	1	0	0	Х	Repeated START condition will be transmitted
	58H	Data byte has been received;	Read data byte	0	1	0	Х	STOP condition will be transmitted; STO flag will be reset
	Пос	not ACK has been returned	Read data byte	1	1	0	Х	STOP condition followed by a START condition will be transmitted; STO flag will be reset

	Chatina		Application	softwa	re resp	onse			
Mode	Status Code	Status of the I2C	To/from I2CDAT	TO I2CCON				Next action taken by I2C hardware	
	Code		TO/TIOTH IZCDAT	STA	STO SI		AA		
	60H	Own SLA+W has been received; ACK has been returned	No action	Х	0	0	0/1	Data byte will be received and not ACK/ACK will be returned	
		Arbitration lost in SLA+R/W as							
	68H	master; own SLA+W has been received, ACK returned	No action	Х	0	0	0/1	Data byte will be received and not ACK/ACK will be returned	
	70H	General call address (00H) has been received; ACK has been returned	No action	x	0	0	0/1	Data byte will be received and not ACK/ACK will be returned	
Slave Receiver	78H	Arbitration lost in SLA+R/W as master; general call address has been received, ACK returned	No action	x	0	0	0/1	Data byte will be received and not ACK/ACK will be returned	
Slave R	80H	Previously addressed with own SLV address; DATA has been received; ACK returned	Read data byte	x	0	0	0/1	Data byte will be received and not ACK/ACK will be returned	
			Read data byte	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address	
	88H	Previously addressed with own SLA; DATA byte has been received; not ACK returned	Read data byte	0	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized	
	ооп		Read data byte	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free	
			Read data byte	1	0	0	1	Switched to not addressed SLV mode; own SLA or general	



SN8F5703 Series

								call address will be recognized; START condition will be transmitted when the bus becomes free
	90H	Previously addressed with general call address; DATA has been received; ACK returned	Read data byte	Х	0	0	0/1	Data byte will be received and not ACK/ACK will be returned
			Read data byte	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address
		Previously addressed with	Read data byte	0	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized
	98H	general call address; DATA has been received; not ACK returned	Read data byte	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free
			Read data byte	1	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free
			No action	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address
		A STOP condition or repeated	No action	0	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized
	A0H	START condition has been received while still addressed as SLV/REC or SLV/TRX	No action	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free
			No action	1	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free
	A8H	Own SLA+R has been received;	Load data byte	X	0	0	0	Last data byte will be transmitted and ACK will be received
		ACK has been returned	Load data byte	X	0	0	1	Data byte will be transmitted; ACK will be received.
		Arbitration lost in SLA+R/W as	Load data byte	X	0	0	0	Last data byte will be transmitted and ACK will be received
	вон	master; own SLA+R has been received, ACK has been returned.	Load data byte	х	0	0	1	Data byte will be transmitted; ACK will be received.
		Data byte has been	Load data byte	X	0	0	0	Last data byte will be transmitted and ACK will be received
	B8H	transmitted; ACK will be received.	Load data byte	Х	0	0	1	Data byte will be transmitted; ACK will be received.
		Data byte has been transmitted; not ACK has been received.	No action	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address.
itter			No action	0	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized.
Slave Transmitter	СОН		No action	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free.
Slav			No action	1	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free.
			No action	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address.
		Last data byte has been	No action	0	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized.
	C8H	transmitted; ACK has been received.	No action	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free.
			No action	1	0	0	1	Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free.
Ñ	F8H	No relevant state information available; SI=0	No action		No a	ction		Wait or proceed current transfer
noa	38H	Arbitration lost	No action	0	0	0	X	I2C will be released; A start condition will be transmitted.
ane	эёп	AIDILIALIOII IOSL	No action	1	0	0	Х	When the bus becomes free. (enter to a master mode)
Miscellaneous	00H	Bus error during MST or selected slave modes	No action	0	1	0	х	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and I2C is switched to the not addressed SLV mode. STO flag is reset.

[&]quot;SLA" means slave address, "R" means R/W=1, "W" means R/W=0

^{*}For applications where NACK doesn't mean the end of communication.



SMBSEL Register (0xDE)

Bit	Field	Type	Initial	Description
7	SMBEXE	R/W	0	SMBus extension functionality
				0: Disable
				1: Enable
20	SMBSTP[2:0]	R/W	000	SMBus timeout register

SMBDST Register (0xDF)

Bit	Field	Туре	Initial	Description
70	SMBD[7:0]	R/W	0x00	This register is used to provide a read/write access port
				to the SMBus timeout registers. Data read or written to
				that register is actually read or written to the Timeout
				Register which is pointed by the SMBSEL register.

IENO Register (0xA8)

Bit	Field	Туре	Initial	Description
7	EAL	R/W	0	Interrupts enable. Refer to Chapter Interrupt
Else				Refer to other chapter(s)

IEN1 Register (0xB8)

Bit	Field	Туре	Initial	Description	
0	EI2C	R/W	0	Interrupts enable. Refer to Chapter Interrupt	
Else				Refer to other chapter(s)	



POM Register (0xF9)

Bit	Field	Туре	Initial	Description
7	P07M	R/W	0	0: Set P0.7 (SCL) as input mode (required)
				1: Set P0.7 (SCL) as output mode*
Else				Refer to other chapter(s)

^{*} The P07M require be set input mode.

P1M Register (0xFA)

Bit	Field	Туре	Initial	Description
0	P10M	R/W	0	0: Set P1.0 (SDA) as input mode (required)
				1: Set P1.0 (SDA) as output mode*
Else				Refer to other chapter(s)

^{*} The P10M require be set input mode.



21.9 Sample Code

The following sample code demonstrates how to perform I2C with interrupt.

```
1 unsigned int I2CAddr;
 2 unsigned int I2C TXData0;
 3 unsigned int I2C TXDatan;
 4 unsigned int I2C_RXData0;
5 unsigned int I2C_RXDatan;
 6
7 void I2CInit(void)
8 {
                     // P07 as input
 9
   POM &= 0 \times 7F;
10
   P1M &= 0xFE; // P10 as input
11
     // configure I2C clock(T1) and enable I2C.
12
    I2CCON = 0xC3;
13
14 TMOD = 0 \times 60; // auto reload
15 TCON0 = 0 \times 07; // Fosc/1
16 TH1 = 0xF6; //400kHz
17
    TL1 = 0xF6; //400kHz or
    TH1 = 0xD8; //100kHz
18
    TL1 = 0xD8; //100kHz
19
20
     TR1 = 1;
21
    // enable I2C interrupt
22
    EI2C = 1;
23
    EAL = 1;
                   //enable global interrupt
24
25
                               // START (STA) = 1
    I2CCON \mid = 0 \times 20;
26
27 }
28
   void I2cInterrupt(void) interrupt ISRI2c //0x43
29
30 {
       switch (I2CSTA)
31
32
          // tx mode
33
          case 0x08:
34
             I2CCON &= 0 \times DF;
                                       // START (STA) = 0
35
             I2CDAT = I2CAddr;
                                       // Tx/Rx addr
36
             break;
37
          case 0x18:
                                       // write first byte
38
             12CDAT = I2C TXData0;
39
             break;
40
          case 0x28:
                                        // write n byte
41
             I2CDAT = I2C TXDatan;
42
             break;
43
          case 0x30:
                                        // STOP (STO)
44
             I2CCON \mid = 0 \times 10;
45
             break;
46
          // rx mode
47
          case 0x40:
                                        // get slave addr
48
             I2CCON |= 0 \times 04;
                                        // AA = 1
49
             break;
50
          case 0x50:
                                        // read n byte
51
             I2C RXData0 = I2CDAT;
              I2CCON &= 0xFB;
                                        // AA = 0
53
             break;
```





```
54
                                         // read last byte & stop
          case 0x58:
55
              I2C_RXDatan = I2CDAT;
56
              I2CCON \mid = 0 \times 10;
                                         // STOP (STO)
57
              break;
58
          default:
              I2CCON \mid = 0 \times 10;
                                        // STOP (STO)
59
60
       }
61
62
       I2CCON &= 0xF7;
                                        // Clear I2C flag (SI)
63 }
```



22 In-System Program

SN8F5703 builds in an on-chip 8 KB program memory, aka IROM, which is equally divided to 256 pages (32 bytes per page). The in-system program is a procedure that enables a firmware to freely modify every page's data; in other word, it is the channel to store value(s) into the non-volatile memory and/or live update firmware.

0x1FFF	Page 255
0x1FE0	
0x1FDF	Dago 254
0x1FC0	Page 254
0x003F	
0x0020	Page 1
0x001F	Page 0
0x0000	Page 0

Program memory (IROM)

22.1 Page Program

Because each page of the program memory has 32 bytes in length, a page program procedure requires 32 bytes IRAM as its data buffer.

ISP	ROM MAP	ROM address bit0~bit4 (hex) =0				
	0000					
	0020					
	0040	These pages include reset vector and interrupt sector. We strongly recommend				
	•••	to reserve the area not to do ISP erase.				
ex)	00C0					
5 (h	00E0					
address bit5~bit15 (hex)	0100	One ISP Program Page				
5~k	0120	One ISP Program Page				
bit		One ISP Program Page				
ess	1000	One ISP Program Page				
ddi	1020	One ISP Program Page				
_ a 		One ISP Program Page				
ROM	1700	One ISP Program Page				
	1720	One ISP Program Page				
		One ISP Program Page				
	1FEO	This page includes ROM reserved area. We strongly recommend to reserve the area not to do ISP erase.				





These configurations must be setup completely before starting Page Program. ISP is configured using the following steps:

- 1. Save program data into IRAM. The data continues for 32 bytes.
- 2. Set the start address of the content location to PERAM.
- 3. Set the start address of the anticipated update area to PEROM [15:5]. (By PEROMH/PRROML registers)
- 4. Write '0xA5A' into PECMD [11:0] to trigger ISP function. Before writing '0x5A' into PECMD[7:0], PECMD[11:8] must be written '0xA'.
- 5. Write 'NOP' instruction twice.

As an example, assume the 254th page of program memory (IROM, 0x1FC0 – 0x1FDF) is the anticipated update area; the content is already stored in IRAM address 0x60 – 0x7F. To perform the in-system program, simply write starting IROM address 0x1FC0 to PEROMH/PEROML registers, and then specify buffer starting address 0x60 to PERAM register. Subsequently, write '0xA5A' into PECMD [11:0] registers to duplicate the buffer's data to 254th page of IROM.

In general, every page has the capability to be modified by in-system program procedure. However, since the first and least pages (page 0 and 255) respectively stores reset vector and information for power-on controller, incorrectly perform page program (such as turn off power while programming) may cause faulty power-on sequence / reset.

* Note:

- 1. Watch dog timer should be clear before the Flash write (program) operation, or watchdog timer would overflow and reset system during ISP operating.
- 2. Don't execute ISP flash ROM program operation for the first page and the last page, or affect program operation.



22.2 In-system Program Register

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PERAM	PERAM7	PERAM6	PERAM5	PERAM4	PERAM3	PERAM2	PERAM1	PERAM0
PEROMH	PEROM15	PEROM14	PEROM13	PEROM12	PEROM11	PEROM10	PEROM9	PEROM8
PEROML	PEROM7	PEROM6	PEROM5	-	PECMD11	PECMD10	PECMD9	PECMD8
PECMD	PECMD7	PECMD6	PECMD5	PECMD4	PECMD3	PECMD2	PECMD1	PECMD0

PERAM Register (0x97)

Bit	Field	Туре	Initial	Description
70	PERAM[7:0]	R/W	0x00	The first address of data buffer (IRAM)

PEROMH Register (0x96)

Bit	Field	Туре	Initial	Description
70	PEROM[15:8]	R/W	0x00	The first address (15 th – 8 th bit) of program page (IROM)

PEROML Register (0x95)

Bit	Field	Туре	Initial	Description
75	PEROM[7:5]	R/W	000	The first address (7 th – 5 th) of program page (IROM)
4	Reserved	R	0	
30	PECMD[11:8]	W	-	0xA: Enable in-system program
				Else values: Disable in-system program*

^{*} Disabling in-system program can avoid mistakenly trigger ISP function.

PECMD Register (0x94)

Bit	Field	Туре	Initial	Description
70	PECMD[7:0]	W	-	0x5A: Start page program procedure*(1)
				Else values: Reserved*(2)

^{*(1)} Before writing '0x5A' into PECMD[7:0], PECMD[11:8] must be written '0xA'.

^{*(2)} Not permitted to write any other to PECMD register.



22.3 Sample Code

```
1 unsigned cahr idata dataBuffer[32] _at_ 0xE0; // IRAM 0xE0 to 0xFF
2
3 void SYSIspSetDataBuffer(unsigned char address, unsigned char data)
4 {
5   dataBuffer[address & 0x1F] = data;
6 }
7
8 void SYSIspStart(unsigned int pageAddress)
9 {
10   ISP(pageAddress, 0xE0);
11 }
```



23 Electrical Characteristics

23.1 Absolute Maximum Ratings

Voltage applied at VDD to VSS	0.3V to 6.0V
Voltage applied at any pin to VSS	0.3V to VDD+0.3V
Operating ambient temperature	40°C to 85°C
Storage ambient temperature	40°C to 125°C
Junction Temperature	40°C to 125°C

23.2 System Operation Characteristics


	Parameter	Test Condition	Min	TYP	MAX	UNIT
VDD	Operating voltage	fcpu = 1MHz	1.8		5.5	V
V_{DR}	RAM data retention Voltage		1.5			V
V_{POR}	VDD rising rate [*]		0.05			V/ms
		VDD = 3V, fcpu = 1MHz		2.19		mA
		VDD = 5V, fcpu = 1MHz		2.20		mA
	Normal mode supply current	VDD = 3V, fcpu = 4MHz		2.65		mA
	(CKCON = $0x00$, $32MHz$ IHRC)	VDD = 5V, fcpu = 4MHz		2.66		mA
		VDD = 3V, fcpu = 8MHz		3.26		mA
		VDD = 5V, fcpu = 8MHz		3.3		mA
		VDD = 3V, fcpu = 1MHz		2.15		mA
ı		VDD = 5V, fcpu = 1MHz		2.74		mA
I _{DD1}	Normal mode supply current (CKCON = 0x00, 16MHz Crystal)	VDD = 3V, fcpu = 4MHz		2.69		mA
		VDD = 5V, fcpu = 4MHz		3.28		mA
		VDD = 3V, fcpu = 8MHz		1.8 5.5 1.5 1.5 1.5 1.5 1.6 2.19 2.20 2.65 2.66 3.26 3.3 2.15 2.74 2.69	mA	
		VDD = 5V, fcpu = 8MHz			mA	
$\frac{V_{DR}}{V_{POR}}$		VDD = 3V, fcpu = 1MHz		1.86		mA
	Normal mode supply current	VDD = 5V, fcpu = 1MHz		2.05		mA
	(CKCON = 0x00, 4MHz Crystal)	VDD = 3V, fcpu = 4MHz		2.40	2.19 2.20 2.65 2.66 3.26 3.3 2.15 2.74 2.69 3.28 3.42 3.98 1.86 2.05 2.40 2.58 2.5 8.5 3.2 9.0 0.56 0.57 0.53	mA
		VDD = 5V, fcpu = 4MHz		2.58		mA
1	CTOD made cumply current	VDD = 3V		2.5	8.5	μΑ
I _{DD2}	STOP mode supply current	VDD = 5V		3.2	9.0	μΑ
		VDD = 3V, 32MHz IHRC		0.56		mA
	IDLE mode supply current	VDD = 5V, 32MHz IHRC		0.57		mA
IDD3	(fcpu = 1MHz)	VDD = 3V, 16MHz Crystal		2.19 2.20 2.65 2.66 3.26 3.3 2.15 2.74 2.69 3.28 3.42 3.98 1.86 2.05 2.40 2.58 2.5 8.5 3.2 9.0 0.56 0.57 0.53	mA	
		VDD = 5V, 16MHz Crystal		1.12	8.5	mA



		VDD = 3V, 4MHz Crystal		0.25		mA
		VDD = 5V, 4MHz Crystal		0.44		mA
		VDD = 1.8V to 5.5V, 25°C	31.84	32	32.16	MHz
		VDD = 1.8V to 5.5V,	21.60		0.44 32 32.16 M - 31.99 M - 32.64 M 16 24 1.8 1.9	N 41 1-
\mathbf{F}_{IHRC}	Internal high clock generator	25°C to 85°C	31.68	-		MHz
		VDD = 1.8V to 5.5V,	32.31			MHz
		-40°C to 25°C	32.31	-		IVITZ
F_{ILRC}	Internal low clock generator	VDD = 5.0V, 25°C	12	16	24	kHz
.,	IVD10 detect voltage	25°C	1.7	1.8	1.9	V
V_{LVD18}	LVD18 detect voltage	-40°C to 85°C	1.6	1.8	31.99 32.64 24 1.9	V

^{*} Parameter(s) with star mark are non-verified design reference. Ambient temperature is 25°C.

IHRC Frequency - Temperature Graph



23.3 **GPIO Characteristics**

	Parameter	Test Condition	Min	TYP	MAX	UNIT
V _{IL}	Low-level input voltage		VSS		0.3VDD	V
V _{IH}	High-level input voltage		0.7VDD		VDD	V
I _{LEKG}	I/O port input leakage current	V _{IN} = VDD			2	μΑ
	Pull-up resister	VDD = 3V	100	200	300	kΩ
R_{UP}		VDD = 5V	50	100	150	kΩ
I _{OH}	I/O output source current	$VDD = 5V$, $V_0 = VDD-0.5V$	12	16		mA
I _{OL1}	I/O sink current (P11 – P17 , P2) VDD = 5V, V _O = VSS+0.5V	15	20		mA
I _{OL2}	I/O sink current (P0, P10)	VDD = 5V, V _O = VSS+1.5V	80	100		mA
I _{OL2}	I/O sink current (P0, P10)	$VDD = 5V, V_0 = VSS+1.5V$	80	100		n

^{*} Ambient temperature is 25°C.



23.4 ADC Characteristics

	Parameter	Test Condition	Min	TYP	MAX	UNIT
V_{ADC}	Operating voltage		2.0		5.5	V
V_{AIN}	AIN channels input voltage	VDD = 5V	0		V_{REFH}	V
V_{REFH}	AVREFH pin input voltage	VDD = 5V	2		VDD	V
	Internal VDD reference voltage	VDD = 5V		VDD		V
\ /	Internal 4V reference voltage	VDD = 5V	3.92	4	4.08	V
V_{IREF}	Internal 3V reference voltage	VDD = 5V	2.94	3	3.06	V
Internal 2V reference voltage	VDD = 5V	1.96	2	2.04	V	
	ADC assument as a summation	VDD = 3V		0.67		mA
I _{AD}	ADC current consumption	VDD = 5V		0.74		mA
f _{ADCLK}	ADC clock	VDD = 5V			32	MHz
f _{ADSMP}	ADC sampling rate	VDD = 5V			500	kHz
t _{ADEN}	ADC function enable period	VDD = 5V	100			μs
		$f_{ADSMP} = 62.5kHz$		±1		LSB
DNL	Differential nonlinearity*	f _{ADSMP} = 250kHz		±1		LSB
		f _{ADSMP} = 500kHz		±3.5		LSB
		$f_{ADSMP} = 62.5kHz$		±2		LSB
INL	Integral Nonlinearity*	f _{ADSMP} = 250kHz		±2		LSB
		$f_{ADSMP} = 500kHz$		±4		LSB
		$f_{ADSMP} = 62.5kHz$	10	11	12	Bit
NMC	No missing code*	f _{ADSMP} = 250kHz		10		Bit
		$f_{ADSMP} = 500kHz$		9		Bit
V _{OFFSET}	Input offset voltage	Non-trimmed	-10	0	10	mV

^{*} Parameters with star mark: VDD = 5V, V_{REFH} = 2.4V, 25°C.

23.5 **OPA Characteristics**

Parameter	Test Condition	Min	TYP	MAX	UNIT
Operating voltage		2.0		5.5	V
ODA current consumention	VDD = 3V		90 μΑ		
OPA current consumption	VDD = 5V		100		μΑ
Common mode input range	VDD = 5V	VSS		VDD	V
Input offset voltage	VDD = 5V	-15		15	mV
Power supply Rejection Ratio*	V _{CM} = VSS	50		70	dB
Common mode Rejection Ratio	$^{*}V_{CM} = -0.3V \text{ to 5V, VDD} = 5V$	50			dB
	Operating voltage OPA current consumption Common mode input range Input offset voltage Power supply Rejection Ratio*	Operating voltage OPA current consumption $\frac{VDD = 3V}{VDD = 5V}$ Common mode input range $VDD = 5V$ Input offset voltage $VDD = 5V$	Operating voltage 2.0 OPA current consumption $\frac{VDD = 3V}{VDD = 5V}$ Common mode input range $VDD = 5V$ VSSInput offset voltage $VDD = 5V$ -15Power supply Rejection Ratio* $V_{CM} = VSS$ 50		Operating voltage2.05.5OPA current consumption $\frac{VDD = 3V}{VDD = 5V}$ 90Common mode input range $\frac{VDD}{VDD} = 5V$ VSSVDDInput offset voltage $\frac{VDD}{VDD} = 5V$ -1515Power supply Rejection Ratio* $\frac{V}{VCM} = VSS$ 5070



۸	Open loop gain*	$V_0 = 0.2V$ to VDD-0.2V,	90		dB
A _{OL}	Орен юор даш	$V_{CM} = VSS$	90	C	סג
Vos	Output voltage swing	$V_{OPP} = 2.5V$	VSS+15	VDD-15 m	nV
I _{SC}	Output current*(2)			4 m	nΑ
_	Output slow rate	VDD = 5V, V _O rising		5 μ	μs
T _{OSR}	Output slew rate	VDD = 5V, V _O falling		5 μ	μs

^{*} Parameters with star mark are non-verified design reference.

23.6 Comparator Characteristics

Parameter	Test Condition	Min	TYP	MAX	UNIT
Operating Voltage		2.0		5.5	V
Current consumption*	VDD = 5V		100		μΑ
Input offset voltage*	VDD = 5V, V _{CM} = 0.5VDD	-15		15	mV
Documentime	VDD = 5V, V _O rising		120		ns
Response time	VDD = 5V, V _O falling		100		ns
Output slow rate	$VDD = 5V$, V_0 rising		100		ns
Output siew rate	VDD = 5V, V _O falling		100		ns
Internal 4V reference voltage	VDD = 5V	3.92	4	4.08	V
Internal 3V reference voltage	VDD = 5V	2.94	3	3.06	V
Internal 2V reference voltage	VDD = 5V	1.96	2	2.04	V
Common mode input voltage	VDD = 5V	VSS+0.5		VDD-0.5	V
	Operating Voltage Current consumption* Input offset voltage* Response time Output slew rate Internal 4V reference voltage Internal 3V reference voltage Internal 2V reference voltage	Operating Voltage Current consumption* VDD = 5V Input offset voltage* VDD = 5V, $V_{CM} = 0.5VDD$ Response time $ \frac{VDD = 5V, V_{O} \text{ rising}}{VDD = 5V, V_{O} \text{ falling}} $ Output slew rate $ \frac{VDD = 5V, V_{O} \text{ falling}}{VDD = 5V, V_{O} \text{ falling}} $ Internal 4V reference voltage VDD = 5V Internal 3V reference voltage VDD = 5V	Operating Voltage2.0Current consumption* $VDD = 5V$ Input offset voltage* $VDD = 5V$, $V_{CM} = 0.5VDD$ -15Response time $VDD = 5V$, V_{O} rising $VDD = 5V$, V_{O} fallingOutput slew rate $VDD = 5V$, V_{O} rising $VDD = 5V$, V_{O} fallingInternal 4V reference voltage $VDD = 5V$ 3.92Internal 3V reference voltage $VDD = 5V$ 2.94Internal 2V reference voltage $VDD = 5V$ 1.96	Operating Voltage2.0Current consumption* $VDD = 5V$ 100Input offset voltage* $VDD = 5V$, $V_{CM} = 0.5VDD$ -15Response time $VDD = 5V$, V_{O} rising120 $VDD = 5V$, V_{O} falling100Output slew rate $VDD = 5V$, V_{O} rising100Internal 4V reference voltage $VDD = 5V$, V_{O} falling100Internal 3V reference voltage $VDD = 5V$ 3.924Internal 2V reference voltage $VDD = 5V$ 2.943Internal 2V reference voltage $VDD = 5V$ 1.962	Operating Voltage2.05.5Current consumption*VDD = 5V100Input offset voltage*VDD = 5V, $V_{CM} = 0.5VDD$ -1515Response time $VDD = 5V, V_{O}$ rising $VDD = 5V, V_{O}$ falling120Output slew rate $VDD = 5V, V_{O}$ rising $VDD = 5V, V_{O}$ rising100Internal 4V reference voltage Internal 3V reference voltage $VDD = 5V$ 3.9244.08Internal 2V reference voltage Internal 2V reference voltage $VDD = 5V$ 2.9433.06

^{*} Parameters with star mark are non-verified design reference.

23.7 Flash Memory Characteristics

	Parameter	Test Condition	Min	TYP	MAX	UNIT
V_{dd}	Supply voltage		1.8		5.5	V
T _{en}	Endurance time	25°C		*100K		cycle
I _{wrt}	Write current	25°C		3	4	mA
T _{wrt}	Write time	Write 1 page=32 bytes, 25°C		6	8	ms

^{*} Parameters with star mark are non-verified design reference.

^{*(2)} Unit Gain Buffer, Vi=Vdd~Vss, Vo=Vss~Vdd, Vdd=5V. (Vdd-0.5V or Vss+0.5V).



24 Instruction Set

This chapter categorizes the SN8F5703 microcontroller's comprehensive assembly instructions. It includes five categories—arithmetic operation, logic operation, data transfer operation, Boolean manipulation, and program branch—which are fully compatible with standard 8051.

Symbol description

	·
Symbol	Description
Rn	Working register R0 - R7
direct	One of 128 internal RAM locations or any Special Function Register
@Ri	Indirect internal or external RAM location addressed by register R0 or R1
#data	8-bit constant (immediate operand)
#data16	16-bit constant (immediate operand)
bit	One of 128 software flags located in internal RAM, or any flag of
	bit-addressable Special Function Registers
addr16	Destination address for LCALL or LJMP, can be anywhere within the 64-Kbyte
	page of program memory address space
addr11	Destination address for ACALL or AJMP, within the same 2-Kbyte page of
	program memory as the first byte of the following instruction
rel	SJMP and all conditional jumps include an 8-bit offset byte. Its range is
	+127/-128 bytes relative to the first byte of the following instruction
A	Accumulator

Arithmetic operations

•	
Mnemonic	Description
ADD A, Rn	Add register to accumulator
ADD A, direct	Add directly addressed data to accumulator
ADD A, @Ri	Add indirectly addressed data to accumulator
ADD A, #data	Add immediate data to accumulator
ADDC A, Rn	Add register to accumulator with carry
ADDC A, direct	Add directly addressed data to accumulator with carry
ADDC A, @Ri	Add indirectly addressed data to accumulator with carry
ADDC A, #data	Add immediate data to accumulator with carry
SUBB A, Rn	Subtract register from accumulator with borrow
SUBB A, direct	Subtract directly addressed data from accumulator with borrow
SUBB A, @Ri	Subtract indirectly addressed data from accumulator with borrow
SUBB A, #data	Subtract immediate data from accumulator with borrow
INC A	Increment accumulator





INC Rn	Increment register
INC direct	Increment directly addressed location
INC @Ri	Increment indirectly addressed location
INC DPTR	Increment data pointer
DEC A	Decrement accumulator
DEC Rn	Decrement register
DEC direct	Decrement directly addressed location
DEC @Ri	Decrement indirectly addressed location
MUL AB	Multiply A and B
DIV	Divide A by B
DA A	Decimally adjust accumulator

Logic operations

Mnemonic	Description
ANL A, Rn	AND register to accumulator
ANL A, direct	AND directly addressed data to accumulator
ANL A, @Ri	AND indirectly addressed data to accumulator
ANL A, #data	AND immediate data to accumulator
ANL direct, A	AND accumulator to directly addressed location
ANL direct, #data	AND immediate data to directly addressed location
ORL A, Rn	OR register to accumulator
ORL A, direct	OR directly addressed data to accumulator
ORL A, @Ri	OR indirectly addressed data to accumulator
ORL A, #data	OR immediate data to accumulator
ORL direct, A	OR accumulator to directly addressed location
ORL direct, #data	OR immediate data to directly addressed location
XRL A, Rn	Exclusive OR (XOR) register to accumulator
XRL A, direct	XOR directly addressed data to accumulator
XRL A, @Ri	XOR indirectly addressed data to accumulator
XRL A, #data	XOR immediate data to accumulator
XRL direct, A	XOR accumulator to directly addressed location
XRL direct, #data	XOR immediate data to directly addressed location
CLR A	Clear accumulator
CPL A	Complement accumulator
RL A	Rotate accumulator left
RLC A	Rotate accumulator left through carry





RR A	Rotate accumulator right
RRC A	Rotate accumulator right through carry
SWAP A	Swap nibbles within the accumulator

Data transfer operations

Mnemonic	Description
MOV A, Rn	Move register to accumulator
MOV A, direct	Move directly addressed data to accumulator
MOV A, @Ri	Move indirectly addressed data to accumulator
MOV A, #data	Move immediate data to accumulator
MOV Rn, A	Move accumulator to register
MOV Rn, direct	Move directly addressed data to register
MOV Rn, #data	Move immediate data to register
MOV direct, A	Move accumulator to direct
MOV direct, Rn	Move register to direct
MOV direct1, direct2	Move directly addressed data to directly addressed location
MOV direct, @Ri	Move indirectly addressed data to directly addressed location
MOV direct, #data	Move immediate data to directly addressed location
MOV @Ri, A	Move accumulator to indirectly addressed location
MOV @Ri, direct	Move directly addressed data to indirectly addressed location
MOV @Ri, #data	Move immediate data to in directly addressed location
MOV DPTR, #data16	Load data pointer with a 16-bit immediate
MOVC A, @A+DPTR	Load accumulator with a code byte relative to DPTR
MOVC A, @A+PC	Load accumulator with a code byte relative to PC
MOVX A, @Ri	Move external RAM (8-bit address) to accumulator
MOVX A, @DPTR	Move external RAM (16-bit address) to accumulator
MOVX @Ri, A	Move accumulator to external RAM (8-bit address)
MOVX @DPTR, A	Move accumulator to external RAM (16-bit address)
PUSH direct	Push directly addressed data onto stack
POP direct	Pop directly addressed location from stack
XCH A, Rn	Exchange register with accumulator
XCH A, direct	Exchange directly addressed location with accumulator
XCH A, @Ri	Exchange indirect RAM with accumulator
XCHD A, @Ri	Exchange low-order nibbles of indirect and accumulator





Boolean manipulation

Mnemonic	Description
CLR A	Clear carry flag
CLR bit	Clear directly addressed bit
SETB C	Set carry flag
SETB bit	Set directly addressed bit
CPL C	Complement carry flag
CPL bit	Complement directly addressed bit
ANL C, bit	AND directly addressed bit to carry flag
ANL C, /bit	AND complement of directly addressed bit to carry
ORL C, bit	OR directly addressed bit to carry flag
ORL C, /bit	OR complement of directly addressed bit to carry
MOV C, bit	Move directly addressed bit to carry flag
MOV bit, C	Move carry flag to directly addressed bit






Program branches

Mnemonic	Description
ACALL addr11	Absolute subroutine call
LCALL addr16	Long subroutine call
RET	Return from subroutine
RETI	Return from interrupt
AJMP addr11	Absolute jump
LJMP addr16	Long jump
SJMP rel	Short jump (relative address)
JMP @A+DPTR	Jump indirect relative to the DPTR
JZ rel	Jump if accumulator is zero
JNZ rel	Jump if accumulator is not zero
JC rel	Jump if carry flag is set
JNC rel	Jump if carry flag is not set
JB bit, rel	Jump if directly addressed bit is set
JNB bit, rel	Jump if directly addressed bit is not set
JBC bit, rel	Jump if directly addressed bit is set and clear bit
CJNE A, direct, rel	Compare directly addressed data to accumulator and jump if not equal
CJNE A, #data, rel	Compare immediate data to accumulator and jump if not equal
CJNE Rn, #data, rel	Compare immediate data to register and jump if not equal
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal
DJNZ Rn, rel	Decrement register and jump if not zero
DJNZ direct, rel	Decrement directly addressed location and jump if not zero
NOP	No operation for one cycle



25 Development Environment

SONIX provides an Embedded ICE emulator system to offer SN8F5703 firmware development. The platform is an in-circuit debugger and controlled by Keil C51 IDE software on Microsoft Windows platform. The platform includes SN-Link3, SN8F5703 Starter-kit and Keil C51 IDE software to build a high-speed, low cost, powerful and multi-task development environment including emulator, debugger and programmer. To execute emulation is like run real chip because the emulator circuit integrated in SN8F5703 to offer a real development environment.



25.1 Minimum Requirement

The following items are essential to build up an appropriate development environment. The compatibility is verified on listed versions, and is expected to execute perfectly on later version. SN-Link related information is available to download on SONiX website (www.sonix.com.tw); Keil C51 is downloadable on www.keil.com/c51.


- SN-Link3 Adapter with updated firmware version 1.02
- SN-Link Driver for Keil C51 version 1.00.317
- Keil C51 version 9.50a and 9.54a or greater.


25.2 Debug Interface Hardware

The circuit below demonstrates the appropriate method to connect microcontroller's SWAT pin and SN-Link3 Adapter.

Before starting debug, microcontroller's power (VDD) must be switched off. Connect the SWAT to both 6th and 8th pins of SN-Link, and respectively link VDD and VSS to 7th pin and 2nd pin. A handshake procedure would be automatically started by turn on the microcontroller, and SN-Link's green LED (Run) indicates the success of connection (refer *SN8F5000 Debug Tool Manual* for further detail).







example circuit


SN-Link header

25.3 Development Tool


SN-Link3 Adapter



Starter-Kit support SN8F5703, SN8F570320/321, SN8F570310/311



MP5 Writer





26 SN8F5703 Starter-Kit

SN8F5000 Starter-Kit provides easy-development platform. It includes SN8F5000 family real chip and I/O connectors to input signal or drive device of user's application. It is a simple platform to develop application as target board not ready. The Starter-Kit can be replaced by target board, because SN8F5000 family integrates embedded ICE in-circuit debugger circuitry.


26.1 Configurations of Circuit

These configurations must be setup completely before starting Starter-Kit developing.


- 1. Confirm to the circuit board whether elements are complete.
- 2. The power source of Starter-Kit circuit is chosen from 5.0V, 3.3V, external power or Micro USB via jumper.
- 3. The power source comes from 5.0V or 3.3V which must be connect to DC 7.5V power adapter.
- 4. If the power source is chosen from external power, then external power source connects to EXT pin.
- 5. The "RST" pin needs to connect pull high resister to VDD when external reset is chosen to use.
- 6. The "XIN" pin and the "XOUT" pin need to connect crystal/resonator oscillator components when system clock is setting crystal or RTC mode.
- 7. The "XIN" pin needs to connect external clock source when system clock is setting external clock input mode.
- 8. The Debug Port can connect SN-LINK Adapter for emulation or download code.
- 9. The MCU LED will light up and SN8F5000 family chip will be connected to power when power (VDD) is switched on.



26.2 Schematic



26.3 Floor Plan of PCB layout





26.4 Component Description

Number	Description
C30 - C40	11-ch ADC capacitors.
C41	AVREFH capacitor.
D12	MCU LED
J11	DC 7.5V power adapter
J13/J15	External power source.
SW21	External reset trigger source
J14	VDD power source is 5.0V, 3.3V or external power.
J21	Debug Port
J30 – J32	I/O connector.
J33	Timer 2 capture connector.
J34	Timer 2 compare connector.
R21, C21	External reset pull-high resister and capacitor.
R22, R23	I2C pull-high resisters.
SW11	Target power (VDD) switch
U21	SN8F5703X real chip (Sonix standard option).
Y21, C22, C23	External crystal/resonator oscillator components.




27 ROM Programming Pin

SN8F5703 Series Flash ROM erase/program/verify support SN-Link and MP5 Writer

- SN-Link: Debug interface and on board programming.
- MP5 Writer: For SN8F5703 series version mass programming.

27.1 MP5 Hardware Connecting


Different package type with MCU programming connecting is as following, DIP, SOP, SSOP, TSSOP and QFN Illustration.








MP5 Software operation interface is as following.





27.2 MP5 Writer Transition Board Socket Pin Assignment

MP5 Writer Transition Board:



27.3 MP5 Writer Programming Pin Mapping

Writer Co	nnector	MCUDia	SN8F5703S/X/T		SN8F5703J		SN8F570320P/S/T		SN8F570321J	
J2 Pin	J2 Pin	MCU Pin Number	MCU Pin	J1 Pin	MCU Pin	J1 Pin	MCU Pin	J1 Pin	MCU Pin	J1 Pin
Number	Name	Number	Number	Number	Number	Number	Number	Number	Number	Number
1	VDD	VDD	24	36	21	33	20	34	17	31
2	GND	VSS	1	13	22	34	1	15	18	32
7	SWAT	P2.1	22	34	19	31	18	32	15	29
9	SWAT	P2.1	22	34	19	31	18	32	15	29
20	PDB	P0.7	9	21	6	18	6	20	6	20

Writer Co	nnector	SN8F570310P/S SN8F570311J		70311J				
J2 Pin	J2 Pin	MCU Pin Number	MCU Pin	J1 Pin	MCU Pin	J1 Pin		
Number	Name	Number	Number	Number	Number	Number		
1	VDD	VDD	16	32	13	29		
2	GND	VSS	1	17	14	30		
7	SWAT	P2.1	14	30	12	28		
9	SWAT	P2.1	14	30	12	28		
20	PDB	P0.7	5	21	5	21		



27.4 SN-Link ISP Programming

SN-Link ISP programming hardware and software are as following.





27.5 SN-Link ISP Programming Pin Mapping


SN-Link Co	nnector	MCU	SN8F5703S/X/T	SN8F5703J	SN8F570320P/S/T	SN8F570321J
Pin Number	Pin Name	Pin Number	Pin Number	Pin Number	Pin Number	Pin Number
7	VDD	VDD	24	21	20	17
2	GND	VSS	1	22	1	18
6	SWAT	P2.1	22	19	18	15
8	SWAT	P2.1	22	19	18	15

SN-Link Co	SN-Link Connector		SN8F570310P/S	SN8F570311J	
Pin	Pin	Pin	Pin Number Pin Number		
Number	Name	Number			
7	VDD	VDD	16	13	
2	GND	VSS	1	14	
6	SWAT	P2.1	14	12	
8	SWAT	P2.1	14	12	



28 Ordering Information

A typical surface of SONiX microcontroller is printed with three columns: logo, device's full name, and date code.



28.1 Device Nomenclature

Full Name	Packing Type
S8F5703W	Wafer
SN8F5703H	Dice
SN8F7503SG	SOP, 24 pins, Green package
SN8F5703XG	SSOP, 24 pins, Green package
SN8F5703TG	TSSOP, 24 pins, Green package
SN8F5703JG	QFN, 24 pins, Green package
SN8F570320PG	PDIP, 20 pins, Green package
SN8F570320SG	SOP, 20 pins, Green package
SN8F570320TG	TSSOP, 20 pins, Green package
SN8F570321JG	QFN, 20 pins, Green package
SN8F570310PG	PDIP, 16 pins, Green package
SN8F570310SG	SOP, 16 pins, Green package
SN8F570311JG	QFN, 16 pins, Green package



28.2 Date Code


The date code includes two parts: date of manufacture and production serial code. The first part is public information which is encoded by following principles.

Year	15: 2015
	16: 2016
	17: 2017
	et cetera
Month	1: January
	2: February
	3: March
	A: October
	B: November
	C: December
	et cetera
Date	1: 01
	2: 02
	3: 03
	A: 10
	B: 11
	et cetera



29 Package Information

29.1 SOP24




SYMBOLS	Din	nension in I	mm	Dimension in inch			
STIVIDOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			2.65			0.104	
A1	0.10		0.30	0.004		0.011	
В	0.31	0.41	0.51	0.012	0.016	0.020	
D	15.30	15.50	15.70	0.602	0.618	0.618	
E		7.50 BSC		0.295 BSC			
е		1.27 BSC			0.050 BSC		
Н		10.30 BSC		0.405 BSC			
L	0.4		1.27	0.015		0.05	
θ	0°	4 °	8°	0°	4 °	8°	

Notes:

CONTROLLING DIMENSION: mm
 JEDEC OUTLINE: MO-119 AA



29.2 SSOP24




SYMBOLS	Din	nension in I	mm	Dimension in inch		
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α			1.75	-		0.069
A1	0.10	0.15	0.25	0.004	0.006	0.010
В	0.20		0.30	0.008		0.012
D	8.55	8.65	8.75	0.337	0.341	0.344
E	3.80	3.90	4.0	0.150	0.154	0.157
e		0.635 BSC.		0.025 BSC.		
Н	5.80	6.00	6.20	0.228	0.236	0.244
L	0.41	0.64	1.27	0.016	0.025	0.050
θ	0°		8°	0°		8°

Notes:

CONTROLLING DIMENSION: INCH
 JEDEC OUTLINE: MO-137 AE



29.3 TSSOP24




SYMBOLS	Din	nension in i	mm	Dimension in inch			
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.20	-	-	0.047	
A1	0.00		0.15	0.000	-	0.006	
A2	0.80	1.00	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
D	7.70	7.80	7.90	0.303	0.307	03.11	
E		6.40 BSC.			0.252 BSC.		
E1	4.30	4.40	4.50	0.169	0.173	0.177	
e		0.65 BSC.		0.026 BSC.			
L	0.45	0.60	0.75	0.018	0.024	0.030	
θ	0°		8°	0°		8°	

Notes:

- 1. CONTROLLING DIMENSION: mm
- 2. JEDEC OUTLINE: MO-153
- 3. DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BERRES.
- 4. DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 5. DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION.



29.4 QFN24 4x4




SYMBOLS	Din	Dimension in mm Dimension in in		nch		
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.80	0.90	0.028	0.031	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3		0.203 REF			0.008 REF	
b	0.15	0.25	0.30	0.007	0.010	0.012
D		4.00 BSC			0.157 BSC	
E		4.00 BSC			0.157 BSC	
е		0.50 BSC			0.020 BSC	
D2	1.90	2.35	2.80	0.075	0.093	0.110
E2	1.90	2.35	2.80	0.075	0.093	0.110
L	0.30	0.40	0.50	0.012	0.016	0.020


Notes:

1. CONTROLLING DIMENSION: MILLIMETER (mm)



29.5 DIP20






SYMBOLS	Din	nension in i	mm	Dimension in inch			
STIVIDOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			4.45			0.175	
A1	0.35			0.015			
A2	3.18	3.30	3.43	0.125	0.130	0.135	
В		0.46 typ.		0.018 typ.			
B1		1.52 typ.		0.060 typ.			
D	25.70	26.06	26.42	1.012	1.026	1.040	
E		7.62 BSC.			0.300 BSC.		
E1	6.05	6.35	6.65	0.238	0.250	0.261	
e1		2.54 typ.			0.100 typ.		
Ĺ	3.05	3.30	3.56	0.120	0.130	0.140	
eA	7.62	9.02	9.53	0.300	0.355	0.375	
θ	0°	7°	15°	0°	7°	15°	

Notes:

JEDEC OUTLINE: MS-001 AD
 CONTROLLING DIMENSION: inch



29.6 SOP20




SYMBOLS	Dimension in mm			Dimension in inch			
311111111111111111111111111111111111111	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			2.65	-	-	0.104	
A1	0.10		0.30	0.004	-	0.012	
В	0.31	0.41	0.51	0.012	0.016	0.020	
D	12.80 BSC			0.503			
E		7.50 BSC			0.295		
е		1.27 BSC			0.050 BSC		
Н	10.30 BSC				0.405		
L	0.40		1.27	0.016		0.050	
θ	0°	4°	8°	0°	4°	8°	


Notes:


CONTROLLING DIMENSION: mm
 JEDEC OUTLINE: MO-013 AC




29.7 TSSOP20









CI	\Box	г	١,	16	\
SI	υ	E	V	ΙĿ	W


SYMBOLS	Dimension in mm			Dimension in inch			
STIVIDOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.20			0.047	
A1	0.05		0.15	0.002		0.006	
A2	0.80		1.05	0.031		0.041	
b	0.19		0.30	0.007		0.012	
D	6.40	6.50	6.60	0.252	0.256	0.260	
E		6.40 BSC.			0.252 BSC.		
E1	4.30	4.40	4.50	0.169	0.173	0.177	
е	0.65 BSC.				0.026 BSC.		
L	0.45	0.60	0.75	0.018	0.024	0.030	
θ	0°		8°	0°		8°	

Notes:

- 1. CONTROLLING DIMENSION: mm
- 2. JEDEC OUTLINE: MO-153
- 3. DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BERRES.
- 4. DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 5. DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION.



29.8 QFN20 3x3




SYMBOLS	Dimension in mm			Dimension in inch			
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.80	0.90	0.028	0.031	0.035	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
A3	0.203 REF			0.008 REF			
b	0.15	0.20	0.25	0.006	0.008	0.010	
D	3.00 BSC			0.118 BSC			
E		3.00 BSC			0.118 BSC		
e		0.40 BSC			0.016 BSC		
D2	1.55	1.65	1.75	0.61	0.65	0.69	
E2	1.55	1.65	1.75	0.61	0.65	0.69	
L	0.30	0.40	0.50	0.012	0.016	0.020	


Notes:

1. CONTROLLING DIMENSION: MILLIMETER (mm)



29.9 DIP16






SVMROLS	SYMBOLS Dimension in mm			Dimension in inch			
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			5.33			0.210	
A1	0.38			0.015			
A2	3.18	3.30	3.43	0.125	0.130	0.135	
В	0.46 typ.			0.018 typ.			
B1	1.52 typ.			0.060 typ.			
D	18.67	19.18	19.69	0.735	0.755	0.775	
Е		7.62 BSC.			0.300 BSC		
E1	6.22	6.35	6.48	0.245	0.250	0.255	
e1		2.54 typ.			0.100 typ.		
L	2.92	3.30	3.81	0.115	0.130	0.150	
eA	7.62	9.02	9.53	0.300	0.355	0.375	
θ	0°	7°	15°	0°	7°	15°	

Notes:

JEDEC OUTLINE: MS-001 BB
 CONTROLLING DIMENSION: inch



29.10 SOP16




SYMBOLS	Din	nension in i	mm	Dimension in inch			
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.75	-		0.069	
A1	0.10		0.25	0.004		0.010	
В	0.31	0.41	0.51	0.012	0.016	0.020	
D	9.90 BSC			0.389 BSC			
E	3.90 BSC			0.153 BSC			
е		1.27 BSC			0.050 BSC		
Н	6.00 BSC				0.236 BSC		
L	0.40		1.27	0.016		0.050	
θ	0°	4°	8°	0°	4°	8°	

Notes:

CONTROLLING DIMENSION: mm
 JEDEC OUTLINE: MS-012 AC



29.11 QFN16 3x3



SYMBOLS	Dimension in mm			SYMBOLS Dimer		Dim	nension in i	nch
STIVIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.80	0.90	0.028	0.031	0.035		
A1	0.00	0.02	0.05	0.000	0.001	0.002		
A3	0.20 REF			0.008 REF				
b	0.18	0.25	0.30	0.007	0.010	0.012		
D	3.00 BSC			0.118 BSC				
E		3.00 BSC			0.118 BSC			
е		0.50 BSC			0.020 BSC			
D2	1.40	1.60	1.80	0.055	0.063	0.070		
E2	1.40	1.60	1.80	0.055	0.063	0.070		
L	0.25	0.35	0.45	0.010	0.014	0.018		

Notes:

1. CONTROLLING DIMENSION: MILLIMETER (mm)





30 Appendix: Reference Document

SONiX provides reference document for users to help them quickly familiar SN8F5000 family (downloadable on cooperative website: www.sonix.com.tw).

Document Name	Description
SN8F5000 Starter-Kit User Manual	This documentation introduces SN8F5000
	family all Starter-Kit, providing the user
	selects an appropriate starter-kit for
	development.
SN8F5000 Family Instruction Set	The document details the 8051 instruction
	set, and a simple example illustrates
	operation.
SN8F5000 Family Instruction Mapping Table	This document supplies the information
	about mapping assembly instructions from
	8-Bit Flash/ OTP Type to 8051 Flash Type.
SN8F5000 Packaging Information	This documentation introduces SN8F5000
	family microcontrollers' mechanical data,
	such as height, width and pitch information.
SN8F5000 Debug Tool Manual	This document teaches the user to install
	software Keil C51, and helped create a new
	project to be developed.



SN8F5703 Series Datasheet

8051-based Microcontroller

Corporate Headquarters

10F-1, No. 36, Taiyuan St. Chupei City, Hsinchu, Taiwan

TEL: +886-3-5600888 FAX: +886-3-5600889

Taipei Sales Office

15F-2, No. 171, Songde Rd.

Taipei City, Taiwan

TEL: +886-2-27591980

FAX: +886-2-27598180

mkt@sonix.com.tw

sales@sonix.com.tw

Hong Kong Sales Office

Unit 2603, No. 11, Wo Shing St.

Fo Tan, Hong Kong

TEL: +852-2723-8086

FAX: +852-2723-9179

hk@sonix.com.tw

Shenzhen Contact Office

High Tech Industrial Park,

Shenzhen, China

TEL: +86-755-2671-9666

FAX: +86-755-2671-9786

mkt@sonix.com.tw

sales@sonix.com.tw

USA Office

TEL: +1-714-3309877

TEL: +1-949-4686539

tlightbody@earthlink.net

Japan Office

2F, 4 Chome-8-27 Kudanminami

Chiyoda-ku, Tokyo, Japan

TEL: +81-3-6272-6070

FAX: +81-3-6272-6165

jpsales@sonix.com.tw

FAE Support via email

8-bit Microcontroller Products:

sa1fae@sonix.com.tw

All Products: fae@sonix.com.tw