

Figure 2–56. DQS Phase-Shift Circuitry Notes (1), (2), (3), (4)

Notes to Figure 2–56:

- (1) There are up to 18 pairs of DQS and DQSn pins available on the top or the bottom of the Stratix II device. There are up to 10 pairs on the right side and 8 pairs on the left side of the DQS phase-shift circuitry.
- (2) The Δt module represents the DQS logic block.
- (3) Clock pins CLK[15..12]p feed the phase-shift circuitry on the top of the device and clock pins CLK[7..4]p feed the phase circuitry on the bottom of the device. You can also use a PLL clock output as a reference clock to the phaseshift circuitry.
- (4) You can only use PLL 5 to feed the DQS phase-shift circuitry on the top of the device and PLL 6 to feed the DQS phase-shift circuitry on the bottom of the device.

These dedicated circuits combined with enhanced PLL clocking and phase-shift ability provide a complete hardware solution for interfacing to high-speed memory.



For more information on external memory interfaces, refer to the *External Memory Interfaces in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.

Programmable Drive Strength

The output buffer for each Stratix II device I/O pin has a programmable drive strength control for certain I/O standards. The LVTTL, LVCMOS, SSTL, and HSTL standards have several levels of drive strength that the user can control. The default setting used in the Quartus II software is the maximum current strength setting that is used to achieve maximum I/O performance. For all I/O standards, the minimum setting is the lowest drive strength that guarantees the I_{OH}/I_{OL} of the standard. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot.

Table 2–15 shows the possible settings for the I/O standards with drive strength control.

Table 2–15. Programmable Drive Strength Note (1)						
I/O Standard	I _{OH} / I _{OL} Current Strength Setting (mA) for Column I/O Pins	I _{OH} / I _{OL} Current Strength Setting (mA) for Row I/O Pins				
3.3-V LVTTL	24, 20, 16, 12, 8, 4	12, 8, 4				
3.3-V LVCMOS	24, 20, 16, 12, 8, 4	8, 4				
2.5-V LVTTL/LVCMOS	16, 12, 8, 4	12, 8, 4				
1.8-V LVTTL/LVCMOS	12, 10, 8, 6, 4, 2	8, 6, 4, 2				
1.5-V LVCMOS	8, 6, 4, 2	4, 2				
SSTL-2 Class I	12, 8	12, 8				
SSTL-2 Class II	24, 20, 16	16				
SSTL-18 Class I	12, 10, 8, 6, 4	10, 8, 6, 4				
SSTL-18 Class II	20, 18, 16, 8	-				
HSTL-18 Class I	12, 10, 8, 6, 4	12, 10, 8, 6, 4				
HSTL-18 Class II	20, 18, 16	-				
HSTL-15 Class I	12, 10, 8, 6, 4	8, 6, 4				
HSTL-15 Class II	20, 18, 16	-				

Note to Table 2–15:

(1) The Quartus II software default current setting is the maximum setting for each I/O standard.

Open-Drain Output

Stratix II devices provide an optional open-drain (equivalent to an opencollector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and writeenable signals) that can be asserted by any of several devices.

Bus Hold

Each Stratix II device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can weakly hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, you do not need an external pull-up or pull-down resistor to hold a signal level when the bus is tri-stated.

Table 2–23. EP2S60 Differential Channels Note (1)										
Bookogo	Transmitter/ Receiver	Total Channels	Center Fast PLLs				Corner Fast PLLs (4)			
галкауе			PLL 1	PLL 2	PLL 3	PLL 4	PLL 7	PLL 8	PLL 9	PLL 10
484-pin	Transmitter	38 <i>(2)</i>	10	9	9	10	10	9	9	10
FineLine BGA		(3)	19	19	19	19	-	-	-	-
	Receiver	42 <i>(2)</i>	11	10	10	11	11	10	10	11
		(3)	21	21	21	21	-	-	-	-
672-pin	Transmitter	58 <i>(2)</i>	16	13	13	16	16	13	13	16
FineLine BGA		(3)	29	29	29	29	-	-	-	-
	Receiver	62 <i>(2)</i>	17	14	14	17	17	14	14	17
		(3)	31	31	31	31	-	-	-	-
1,020-pin Tra FineLine BGA	Transmitter	84 <i>(2)</i>	21	21	21	21	21	21	21	21
		(3)	42	42	42	42	-	-	-	-
	Receiver	84 (2)	21	21	21	21	21	21	21	21
		(3)	42	42	42	42	-	-	-	-

Table 2–24. EP2S90 Differential Channels Note (1)										
Deskage	Transmitter/	Total	Center Fast PLLs				Corner Fast PLLs (4)			
Receiver	Channels	PLL 1	PLL 2	PLL 3	PLL 4	PLL 7	PLL 8	PLL 9	PLL 10	
484-pin Hybrid	Transmitter	38 <i>(2)</i>	10	9	9	10	-	-	-	-
FineLine BGA		(3)	19	19	19	19	-	-	-	-
	Receiver	42 (2)	11	10	10	11	-	-	-	-
		(3)	21	21	21	21	-	-	-	-
780-pin Tra FineLine BGA	Transmitter	64 <i>(2)</i>	16	16	16	16	-	-	-	
		(3)	32	32	32	32	-	-	-	-
	Receiver	68 <i>(2)</i>	17	17	17	17	-	-	-	-
		(3)	34	34	34	34	-	-	-	
1,020-pin Tran FineLine BGA Rece	Transmitter	90 <i>(2)</i>	23	22	22	23	23	22	22	23
		(3)	45	45	45	45	-	-	-	-
	Receiver	94 <i>(2)</i>	23	24	24	23	23	24	24	23
		(3)	46	46	46	46	-	-	-	-
1,508-pin	Transmitter	118 <i>(2)</i>	30	29	29	30	30	29	29	30
FineLine BGA		(3)	59	59	59	59	-	-	-	-
	Receiver	118 <i>(2)</i>	30	29	29	30	30	29	29	30
		(3)	59	59	59	59	-	-	-	-

Document Revision History

芯片详细信息

Manufacturer Part Number: EP3CLS100F780I7

Package Description: 29 X 29 MM, 1 MM PITCH, FBGA-780

Manufacturer: Intel Corporation

Length: 29 mm

Number of Outputs: 413

Organization: 100448 CLBS

Package Shape: SQUARE

Qualification Status: Not Qualified

Supply Voltage-Min: 1.15 V

Temperature Grade: INDUSTRIAL

Width: 29 mm Rohs Code:

Reach Compliance Code: compliant

Risk Rank: 5.27

Number of CLBs: 100448

Number of Terminals: 780

Package Body Material: PLASTIC/EPOXY

Package Style: GRID ARRAY

Seated Height-Max: 2.4 mm

Supply Voltage-Nom: 1.2 V

Terminal Form: BALL Part Life Cycle Code: Active

ECCN Code: 3A991

Clock Frequency-Max: 450 MHz

Number of Inputs: 413

Operating Temperature-Max: 100 °C

Package Code: BGA

Power Supplies: 1.2,1.2/3.3,2.5 V

Subcategory: Field Programmable Gate Arrays

Surface Mount: YES

Terminal Pitch: 1 mm Ihs Manufacturer: INTEL CORP

HTS Code: 8542.39.00.01

JESD-30 Code: S-PBGA-B780

Number of Logic Cells: 100448

Operating Temperature-Min: -40 °C

Package Equivalence Code: BGA780,28X28,40

Programmable Logic Type: FIELD PROGRAMMABLE GATE ARRAY

Supply Voltage-Max: 1.25 V

Technology: CMOS

Terminal Position: BOTTOM

产品种类:	FPGA - 现场可编程门阵列	
RoHS:	Ν	
产品:	Cyclone III LS	
系列:	Cyclone III EP3CLS100	
逻辑元件数量:	100448 LE	
自适应逻辑模块 - ALM:	5	
嵌入式内存:	4.25 Mbit	
输入/输出端数量:	429 I/O	
工作电源电压:	1.15 V to 1.25 V	
最小工作温度:	- 40 C	
最大工作温度:	+ 85 C	
安装风格:	SMD/SMT	
封装 / 箱体:	FBGA-780	
封装:	Tray	
商标:	Intel / Altera	
最大工作频率:	274 MHz	
湿度敏感性:	Yes	
逻辑数组块数量——LAB:	6278 LAB	
产品类型:	FPGA - Field Programmable Gate Array	
工厂包装数量:	36	
子类别:	Programmable Logic ICs	
总内存:	4451328 bit	
商标名:	Cyclone III	
零件号别名:	974352	