

Figure 33: Differential Output Voltages

Tahle	38.	DC	Characteristics (of llser	l/Os	llsina	Differential	Signal	Standards
Iable	50.		Characteristics		1/03	USING	Differential	Signal	Stanuarus

Signal Standard	Mask ⁽³⁾	V _{OD}		V _{OCM}			V _{ОН}	V _{OL}	
Signal Standard	Revision	Min (mV)	Typ (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (V)	Max (V)
LDT_25 (ULVDS_25)	All	430 ⁽⁴⁾	600	670	0.495	0.600	0.715	0.71	0.50
LVDS_25	All	100	-	600	0.80	-	1.6	0.85	1.55
	'E'	200	-	500	1.0	-	1.5	1.10	1.40
BLVDS_25 ⁽⁵⁾	All	250	350	450	_	1.20	-	-	-
LVDSEXT_25	All	100	-	600	0.80	-	1.6	0.85	1.55
	'E'	300	-	700	1.0	-	1.5	1.15	1.35
LVPECL_25 ⁽⁵⁾	All	-	-	-	-	-	-	1.35	1.005
RSDS_25 ⁽⁶⁾	All	100	-	600	0.80	-	1.6	0.85	1.55
	'E'	200	-	500	1.0	-	1.5	1.10	1.40
DIFF_HSTL_II_18	All	-	-	_	_	-	-	V _{CCO} -0.40	0.40
DIFF_SSTL2_II	All	-	-	_	_	-	-	V _{TT} + 0.80	V _{TT} – 0.80

Notes:

- 1. The numbers in this table are based on the conditions set forth in Table 32 and Table 37.
- 2. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair.
- 3. Mask revision E devices have tighter output ranges but can be used in any design that was in a previous revision. See Mask and Fab Revisions, page 58.
- 4. This value must be compatible with the receiver to which the FPGA's output pair is connected.
- 5. Each LVPECL_25 or BLVDS_25 output-pair requires three external resistors for proper output operation as shown in Figure 34. Each LVPECL_25 or BLVDS_25 input-pair uses a 100W termination resistor at the receiver.
- 6. Only one of the differential standards RSDS_25, LDT_25, LVDS_25, and LVDSEXT_25 may be used for outputs within a bank. Each differential standard input-pair requires an external 100Ω termination resistor.



Figure 34: External Termination Required for LVPECL and BLVDS Output and Input

Switching Characteristics

All Spartan-3 devices are available in two speed grades: -4 and the higher performance -5. Switching characteristics in this document may be designated as Advance, Preliminary, or Production. Each category is defined as follows:

<u>Advance</u>: These specifications are based on simulations only and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under-reported delays may still occur.

Preliminary: These specifications are based on complete early silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting preliminary delays is greatly reduced compared to Advance data.

Production: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Production-quality systems must use FPGA designs compiled using a Production status speed file. FPGAs designs using a less mature speed file designation may only be used during system prototyping or preproduction qualification. FPGA designs using Advance or Preliminary status speed files should never be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the Xilinx ISE software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

All specified limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the following applies: Parameter values apply to all Spartan-3 devices. All parameters representing voltages are measured with respect to GND.

Selected timing parameters and their representative values are included below either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3 FPGA v1.38 speed files are the original source for many but not all of the values. The v1.38 speed files are available in Xilinx Integrated Software Environment (ISE) software version 8.2i.

The speed grade designations for these files are shown in Table 39. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

Device	Advance	Preliminary	Production
XC3S50			-4, -5 (v1.37 and later)
XC3S200			
XC3S400			
XC3S1000			
XC3S1500			
XC3S2000			
XC3S4000			
XC3S5000			-4, -5 (v1.38 and later)

Table 39: Spartan-3 FPGA Speed Grade Designations (ISE v8.2i or Later)

		1000	
产品种类:	FPGA - 现场可编程门阵列		
RoHS:	RoHS 详细信息		
产品:	Virtex-II Pro		
系列:	XC2VP30		
逻辑元件数量:	30816 LE		
自适应逻辑模块 - ALM:	13696 ALM		
嵌入式内存:	2.39 Mbit		
输入/输出端数量:	556 I/O		
工作电源电压:	1.5 V		
最小工作温度:	0 C		
最大工作温度:	+ 85 C		
安装风格:	SMD/SMT		
封装 / 箱体:	FBGA-896		
数据速率:	4.25 Gb/s		
商标:	Xilinx		
分布式RAM:	428 kbit		
内嵌式块RAM - EBR:	2448 kbit		
最大工作频率:	300 MHz		
湿度敏感性:	Yes		
逻辑数组块数量——LAB:	3424 LAB		
收发器数量:	8 Transceiver		
产品类型:	FPGA - Field Programmable Gate Array		
工厂包装数量:	1		
子类别:	Programmable Logic ICs		
商标名:	Virtex		

Spartan-3 FPGA Family: DC and Switching Characteristics

芯片详细信息

Manufacturer Part Number: XC2VP30-5FFG896C

Ihs Manufacturer: XILINX INC

Reach Compliance Code: not_compliant

Risk Rank: 5.78

JESD-609 Code: e1

Number of Inputs: 556

Operating Temperature-Max: 85 °C

Package Equivalence Code: BGA896,30X30,40

Power Supplies: 1.5,1.5/3.3,2/2.5,2.5 V

Subcategory: Field Programmable Gate Arrays

Surface Mount: YES

Terminal Form: BALL Pbfree Code:

Part Package Code: BGA

ECCN Code: 3A991.D

Clock Frequency-Max: 1050 MHz

Length: 31 mm

Number of Logic Cells: 30816

Organization: 3424 CLBS

Package Shape: SQUARE

Programmable Logic Type: FIELD PROGRAMMABLE GATE ARRAY

Supply Voltage-Max: 1.575 V

Technology: CMOS

Terminal Pitch: 1 mm Rohs Code:

Package Description: BGA, BGA896,30X30,40

HTS Code: 8542.39.00.01

Combinatorial Delay of a CLB-Max: 0.36 ns

Moisture Sensitivity Level: 4

Number of Outputs: 556

Package Body Material: PLASTIC/EPOXY

Package Style: GRID ARRAY

Qualification Status: Not Qualified

Supply Voltage-Min: 1.425 V

Temperature Grade: OTHER

Terminal Position: BOTTOM Obsolete Pin Count: 896

Part Life Cycle Code:

Manufacturer: Xilinx

JESD-30 Code: S-PBGA-B896

Number of CLBs: 3424

Number of Terminals: 896

Package Code: BGA

Peak Reflow Temperature (Cel): 245

Seated Height-Max: 3.4 mm

Supply Voltage-Nom: 1.5 V

Terminal Finish: Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)

Time@Peak Reflow Temperature-Max (s): 30

HSWAP_EN: Disable Pull-up Resistors During Configuration

As shown in Table 76, a Low on this asynchronous pin enables pull-up resistors on all user I/Os not actively involved in the configuration process, although only until device configuration completes. A High disables the pull-up resistors during configuration, which is the desired state for some applications.

The dedicated configuration CONFIG pins (CCLK, DONE, PROG_B, HSWAP_EN, M2, M1, M0), the JTAG pins (TDI, TMS, TCK, TDO) and the INIT_B always have active pull-up resistors during configuration, regardless of the value on HSWAP_EN.

After configuration, HSWAP_EN becomes a "don't care" input and any pull-up resistors previously enabled by HSWAP_EN are disabled. If a user I/O in the application requires a pull-up resistor after configuration, place a PULLUP primitive on the associated I/O pin or, for some pins, set the associated bitstream generator option.

Table 76: HSWAP_EN Encoding

HSWAP_EN	Function				
During Configuration					
0	Enable pull-up resistors on all pins not actively involved in the configuration process. Pull-ups are only active until configuration completes. See Table 79.				
1	No pull-up resistors during configuration.				
After Configuration, User Mode					
Х	This pin has no function except during device configuration.				

Notes:

1. X = don't care, either 0 or 1.

The Bitstream generator option HswapenPin determines whether a pull-up resistor to VCCAUX, a pull-down resistor, or no resistor is present on HSWAP_EN after configuration.

JTAG: Dedicated JTAG Port Pins

Table 77: JTAG Pin Descriptions

Pin Name	Direction	Description	Bitstream Generation Option
тск	Input	Test Clock: The TCK clock signal synchronizes all boundary scan operations on its rising edge.	The BitGen option TckPin determines whether a pull-up resistor, pull-down resistor or no resistor is present.
TDI	Input	Test Data Input: TDI is the serial data input for all JTAG instruction and data registers. This input is sampled on the rising edge of TCK.	The BitGen option TdiPin determines whether a pull-up resistor, pull-down resistor or no resistor is present.
TMS	Input	Test Mode Select: The TMS input controls the sequence of states through which the JTAG TAP state machine passes. This input is sampled on the rising edge of TCK.	The BitGen option TmsPin determines whether a pull-up resistor, pull-down resistor or no resistor is present.
TDO	Output	Test Data Output: The TDO pin is the data output for all JTAG instruction and data registers. This output is sampled on the rising edge of TCK. The TDO output is an active totem-pole driver and is not like the open-collector TDO output on Virtex [®] -II Pro FPGAs.	The BitGen option TdoPin determines whether a pull-up resistor, pull-down resistor or no resistor is present.

These pins are dedicated connections to the four-wire IEEE 1532/IEEE 1149.1 JTAG port, shown in Figure 43 and described in Table 77. The JTAG port is used for boundary-scan testing, device configuration, application debugging, and possibly an additional serial port for the application. These pins are dedicated and are not available as user-I/O pins. Every package has four dedicated JTAG pins and these pins are powered by the +2.5V VCCAUX supply.

For additional information on JTAG configuration, see Boundary-Scan (JTAG) Mode, page 50.