

February 2012 Revision 1.1

NPCA110P Audio Enhancing Engine and CODEC

General Description

The Nuvoton NPCA110P device is a member of Nuvoton's Sound Enhancing family optimized for portable devices such as docking stations for MP3-players and mobile phones, Multi-Media speakers, PC monitor speakers and Boom boxes.

The NPCA110P integrates Waves[®] MaxxAudio 3 sound enhancement algorithms. These are proprietary, patented, psychoacoustic algorithms that compensate for the acoustic limitations of small CE devices.

The MaxxAudio 3 algorithms enable reproduction of rich content, with a wide dynamic range and a full frequency range, on a limited audio system. For low-frequency reproduction, MaxxBass[®] uses a patented psychoacoustic technique to create a perceived low bass, which can be extended up to 1.5 octaves lower than the original. This technique reproduces full and rich sounding bass tones. Power handling is done by MaxxVolume[®], which utilizes the power amplifiers and speakers to their full extent yet avoids clipping and distortions.

The MaxxAudio 3 software suite provides additional algorithms that enhance the overall sound quality, such as Maxx3D, which widens the stereo image, and MaxxTreble, for reproducing crystal clear high frequencies. To design a resonance-free audio system, MaxxEQ provides a flexible equalizer with 10 bands.

The NPCA110P enables digital control over the Volume and Bass, replacing traditional analog potentiometers. Additional digital controls for selecting a specific music style (Jazz, Vocal, Rap, Classical, etc.) can also be added.

The Maxx family of devices includes:

- High-performance, 24-bit audio enhancing engine preprogrammed with Waves MaxxAudio 3 algorithms
- Optional Audio ADC
- Optional Audio DAC
- Digital I/O and other features for high-performance audio systems


The MaxxAudio Graphical User Interface (GUI) enables sound engineers to easily tune the device and customize presettings for different audio products.

Outstanding Features

- Improves audio quality for low-performance speakers
- System-level BOM savings
- Stereo operation
- I2C controlled
- 24-bit accuracy
 - Audio algorithms

 - 💮 МАХХЗД
 - WMAXXTREBLE

 - WMAXXLEVELER
 - 🕢 MAXXDIALOG
- Audio input
 - Up to three I2S or Synchronous Serial Interface (SSI) inputs
 - Up to three stereo analog inputs: typical SNR of 90 dB; typical THD of –75 dB
- Audio output
 - Optional generation of bass channel for sub-woofer
 - Up to three I2S or SSI outputs
 - Up to four analog outputs: typical SNR of 96 dB; typical THD of –86 dB
- Several General-Purpose digital signals available to the application (GPIOs)
- Typical operational power target of less than 0.2W
- Power-down target of less than 1 mW
- 3.3V operation



Features

Bus Interfaces

- Synchronous Serial Interface (SSI)
- Compatible with I2S
 Master and slave timing support
- I2C Interface
 - Compliant with I2C-BUS Specification Revision 1.0, 1992
 - Master or slave interface
 - Supports 7-bit address mode

Audio Enhancing Engine

- Processing Unit
 - 24-bit
 - 125 MIPs


Audio Algorithms

- Sample frequency of 44.1 KHz or 48 KHz
- MaxxBass[®]
 - Patented Waves MaxxBass psycho-acoustic bass extension delivers a more natural sound than traditional bass boost technologies, which use EQ and can overpower your system. MaxxBass analyzes low frequencies to create harmonics that are perceived as lower, deeper tones.
- Maxx3D
 - Maxx3D extends the span of stereo-side content while maintaining the integrity of unprocessed center content.
 - Maxx3D for Speakers improves the stereo separation of speakers, widening the stereo field for optimal imaging.
 - Maxx3D for Headphones improves stereo perception, restoring the original listening balance to provide more natural sound.
- MaxxTreble
 - MaxxTreble delivers crystal clear high-frequency enhancement for increased RMS without exceeding the system ceiling. Its proprietary algorithm restores luster to over-compressed formats to provide the perfect listening experience.
- MaxxEQ
 - MaxxEQ provides the ability to design EQ curves and shape sound with surgical precision, using up to 10 programmable filters with bell, shelf, low pass, and high pass, plus adjustable frequency, gain, and Q parameters. MaxxEQ's intuitive Graphic User Interface makes click-and-drag filter design fast and easy.


- MaxxVolume[®]
 - MaxxVolume is an all-in-one volume control, with High-Level Compression to increase RMS levels, Low-Level Compression to increase the clarity of soft sounds, Noise Gating to eliminate signal and system noise, and Leveling to smooth out volume levels.
- MaxxLeveler
 - MaxxLeveler regulates the perceived volume of the audio, keeping all audio content at the same level.
- MaxxDialog
 - MaxxDialog is a revolutionary new technology that enables users to adjust center channel dialog levels without affecting the rest of the audio mix. Based on the Waves Center pro audio plug-in, MaxxDialog delivers clear, crisp dialog that does not disappear behind loud music and sound effects.
- Sub-Woofer
 - Enables separating low-frequency content and directing it into a third audio channel, for driving a subwoofer.
- Filtering to eliminate noise induced by cellular phone transmission

Straps, Clocks, Supply and Package Information

- Strap Input Controlled Operating Modes
 - PLL reference clock select (REF strap)
 - Test mode select (nTEST strap)
 - I2C master or slave select (I2CMS strap)
 - Boot options
 - ROM code operation
 - □ Loadable algorithms for new functions or ROM code patching
- Input Clocks
 - SSI / I2S clock: 64x of sample frequency
 - Optional Crystal oscillator or input clock
- Power Supply
 - 3.3V supply operation
- Power-Save Modes
 - Clock switch to a lower frequency
 - WAIT instruction (clock stopped)
 - PLL power-down
- Package
 - 6 x 6 mm, 40-pin Quad Flat No-Lead (QFN) package



2




| Date | Status | Comments |
|---------------|---------------|--|
| February 2011 | Revision 0.10 | Datasheet first revision. |
| June 2011 | Revision 0.75 | Changes: Added algorithm processing Chain diagram Added block diagram |
| | | Added Clocks section in Chapter 2 Added current consumption in Electrical Specification Various small changes |
| August 2011 | Revision 0.80 | Changes: Features: ADC THD changed from -80 dB to -75 dB Pins: Corrected that SDA and SCL are OD6 pins Power and Reset: Removed TBD from crystal circuit Added Clocks section Electrical Specifications: Changed input type ST V_{IH} level to minimum 2.0 V, V_H to 280 mV Section 4.2.5: Changed maximum leakage of all pins from <30 µA to <10 µA Changed pull-up resistor minimum value to 34 KΩ Removed DAC and ADC current consumption in Analog section ADC THD specified for -9 dBFS, at a supply of 3.13V-3.47V and for -9 dBFS, at a supply of 3.00V-3.47V. It is -75 dB typical In DAC Characteristics, for LRCT, changed values to -67 (typical) and -64 (max) Added that CLKOUT duty cycle is characterized only Changed I2C timing AC levels to 0.8 and 2.0V I2C Slave: removed t_{HD:DS} from spec; changed t_{HD:DAT} minimum to 18 ns SSI slave: Changed t_{HR} minimum to 2 ns |
| November 2011 | Revision 1.0 | Changes: Changed device description Changed package marking |
| February 2011 | Revision 1.1 | Changes:Fixed typo: "I2CMS" signal is "I2C Master/Slave Strap" (not I2S).QFN40 package specifications (see table in back cover). |

4

| Tabl | le of | Conte | ents | |
|-------|------------|-----------|---|----|
| Gene | eral De | escriptio | n | 1 |
| Featu | ures | | | 2 |
| Revis | sion R | ecord | | 4 |
| 1.0 | Sia | nal/Pir | n Description | |
| | 1.1 | | ECTION DIAGRAM | 7 |
| | 1.2 | | /PES | |
| | 1.3 | | | |
| | 1.3 | 1.3.1 | Clocks and Reset | |
| | | 1.3.2 | GPIO | |
| | | 1.3.3 | I2S / GPIO / STRAPS | |
| | | 1.3.4 | I2C / GPIO | 10 |
| | | 1.3.5 | CODEC | 10 |
| | | 1.3.6 | Power | 11 |
| | | 1.3.7 | Not Connected | 11 |
| 2.0 | Ρον | ver, Cl | ocks and Reset | |
| | 2.1 | POWE | R | 12 |
| | | 2.1.1 | Power Planes | |
| | | 2.1.2 | Power States | 12 |
| | | | Illegal Power States | 12 |
| | | 2.1.3 | Power Connection and Layout Guidelines | 12 |
| | | | Ground Connection | |
| | | | Power Connection | 13 |
| | 2.2 | CLOC | KS | 16 |
| | 2.3 | RESE | T SOURCES AND TYPES | |
| | | 2.3.1 | Power-Up Reset | |
| | | 2.3.2 | Watchdog Reset | 17 |
| 3.0 | De | vice Sp | pecifications | |
| | 3.1 | GENE | RAL DC ELECTRICAL CHARACTERISTICS | 18 |
| | | 3.1.1 | Recommended Operating Conditions | 18 |
| | | 3.1.2 | Absolute Maximum Ratings | 18 |
| | | 3.1.3 | Capacitance | |
| | | 3.1.4 | Power Supply Current Consumption under Recommended Operating Conditions | 19 |
| | 3.2 | DC CH | ARACTERISTICS OF PINS BY I/O BUFFER TYPES | 19 |
| | | 3.2.1 | Input, TTL Compatible | |
| | | 3.2.2 | Input, TTL Compatible, with Schmitt Trigger | |
| | | 3.2.3 | Output, TTL/CMOS-Compatible, Push-Pull Buffer | |
| | | 3.2.4 | Output, TTL/CMOS-Compatible, Open-Drain Buffer | |
| | | 3.2.5 | Notes and Exceptions | |
| | e - | 3.2.6 | Terminology | |
| | 3.3 | | NAL RESISTORS | |
| | | 3.3.1 | Pull-Up Resistors | 21 |

| Table o | of Cont | ents (Continued) | |
|----------|---------|--------------------------------|----|
| 3.4 | 4 ANA | LOG CHARACTERISTICS | |
| | 3.4.1 | ADC Characteristics | 22 |
| | 3.4.2 | 2 DAC Characteristics | 22 |
| 3.5 | 5 AC E | ELECTRICAL CHARACTERISTICS | 23 |
| | 3.5.1 | AC Test Conditions | 23 |
| | 3.5.2 | 2 Reset Timing | 24 |
| | 3.5.3 | 3 Clock Timing | 25 |
| | 3.5.4 | Input Signals Detection Timing | 26 |
| | 3.5.5 | 5 I2C Slave Timing | 26 |
| | 3.5.6 | I2C Master Timing | 27 |
| | 3.5.7 | 2 SSI Timing | 28 |
| 3.6 | 6 PAC | CKAGE THERMAL INFORMATION | 29 |
| Physical | Dimens | ions | 30 |





1.2 PIN TYPES

Table 2. Abbreviations

| Abbreviations | Description |
|---------------|--|
| GPIO | General-Purpose I/O |
| GPO | General-Purpose Output |
| Ox/y | Output, Source x mA, Sink y mA |
| ODy | Output, Open-Drain, Sink y mA |
| 5V | Input tolerant to 5 volts |
| PU | Input buffer with a pull-up resistor. This pull-up resistor is intended to maintain unconnected input pins at high logic level. The voltage measured externally on an unconnected input pin is in the range of 1.5 to 2.5V, although the input itself is near V _{DD} level. |
| Т | Input buffer with CMOS / LVTTL levels |
| ST | Schmitt trigger input buffer with CMOS / LVTTL levels |
| A | Analog input or output |
| ХО | Crystal Oscillator |

1.3 PIN DESCRIPTION

1.3.1 Clocks and Reset

Note: Crystal oscillator connections are found in Figure 3 on page 14.

| Signal | I/O | Description | Pull- Up / Down | Power Well | Buffer Type | Comments |
|-------------|-----|---|-----------------------|---------------|----------------|----------|
| XTALI/CLKIN | 1 | Crystal Clock Input . Used for a crystal connection circuit or as a clock input (clock input at LVTTL levels). The crystal should have a frequency of 12.288 MHz (48 KHz sample rate) or 11.2896 MHz (44.1 KHz sample rate). | | VDD | хо | |
| XTALO | 0 | Crystal Clock Output. Used for a crystal connection circuit. | | | | |
| nRESET | I | Power-Up Reset Input. If driven low, forces reset. | PU | VDD | 5V, ST | |

1.3.2 GPIO

| Signal | I/O | Description | Pull- Up / Down | Power Well | Buffer Type | Comments |
|--------|-----|-----------------------------------|-----------------------|---------------|----------------|----------|
| GPIO19 | I/O | General-Purpose I/O Signal 19. | PU | VDD | T, 5V, O2/2 | |
| GPIO15 | I/O | General-Purpose I/O Signal 15. | PU | VDD | T, 5V, O2/2 | |
| GPO17 | 0 | General-Purpose Output Signal 17. | PU | VDD | T, 5V, 08/8 | |
| GPIO20 | I/O | General-Purpose I/O Signal 20. | PU | VDD | T, 5V, O2/2 | |

1.3.3 I2S / GPIO / STRAPS

| Signal | I/O | Description | Pull- Up / Down | Power Well | Buffer Type | Comments |
|----------------------------|----------|--|-----------------------|---------------|----------------|----------|
| GPIO00 / DCLK | | General-Purpose I/O Signal 00. / I2S Clock. Input for an I2S slave and output for an I2S master. The frequency must be either 32 or 64 times the sample frequency. When used as output, a 33Ω to 100Ω series resistor is required. | PU | VDD | T,5V,O2/2 | |
| GPIO01 / SYNC | | General-Purpose I/O Signal 01. / I2S SYNC. Input for an I2S slave and output for an I2S master. Indicates the sample frequency. When used as output, a 33Ω to 100Ω series resistor is required. | PU | VDD | T,5V,O2/2 | |
| GPIO02 / SDI0 | I/O I | General-Purpose I/O Signal 02. / I2S Serial Data In 0. Carries input stereo data stream 0. | PU | VDD | T,5V,O2/2 | |
| GPIO03 / SDI1 | I/O I | General-Purpose I/O Signal 03. / I2S Serial Data In 1. Carries input stereo data stream 1. | PU | VDD | T,5V,O2/2 | |
| GPIO04 | I/O | General-Purpose I/O Signal 04. | PU | VDD | T,5V,O2/2 | |
| GPO06 / SDO0 / nTEST | 0 0 | General-Purpose Output Signal 06. / I2S Serial Data Out 0. Carries output stereo data stream 0. A 33Ω to 100Ω series resistor is required. / Test Strap. Sampled during Power-Up reset. The pin is pulled up by an internal resistor for normal operation or set to 0 by an external 8.2 K Ω pull-down resistor. | PU | VDD | T,5V,O2/2 | |
| GPO07 / SDO1 / | 0 0 | General-Purpose Output Signal 07. / I2S Serial Data Out 1. Carries output stereo data stream 0. / | PU | VDD | T,5V,O2/2 | |
| CLKOUT / | 0 | General-Purpose Clock Output. A 33Ω to 100Ω series resistor is required. / | | | | |
| REF | I | Reference Strap. Sampled during Power-Up. The pin is pulled up by an internal resistor (selects DCLK in) or set to 0 by an external 8.2 K Ω pull-down resistor (selects crystal oscillator). | | | | |
| SDO2 / | | I2S Serial Data Out 2. Carries output stereo data stream 0. A 33 to 100 Ω series resistor is required. / | PU | VDD | T,5V,O2/2 | |
| GPO18 / I2CMS | 0 | General-Purpose Output Signal 18. / I2C Master/Slave Strap. Sampled during Power-Up reset. The pin is pulled up by an internal resistor (selects slave) or set to 0 by an external 8.2 K Ω pull-down resistor (selects master). | | | | |

1.3.4 I2C / GPIO

| Signal | I/O | Description | Pull- Up / Down | Power Well | Buffer Type | Comments |
|--------|-----|--|-----------------------|---------------|----------------|----------|
| SDA | I/O | Master/Slave I2C Data Line. | | VDD | ST,5V,OD6 | |
| SCL | | Master/Slave I2C Clock Line. When used as an input, ignores short pulses of a length of less than 5 ns and rejects more signal changes within 20 ns (reducing signal reflections hazards). | | VDD | ST,5V,OD6 | |

1.3.5 CODEC

Note: Codec power connections are found in Figure 4 on page 15

| Signal | I/O | Description | Power Well | Buffer Type |
|------------|--|---|---------------|----------------|
| LIN1, RIN1 | A | Analog-to-Digital Converter Input Pair 1. Left Input and Right Input are analog inputs and require AC coupling with a 1 μ F capacitor (0.33 μ F capacitor if 30 K Ω input impedance is selected). | AVDD | analog |
| LIN2, RIN2 | A | Analog-to-Digital Converter Input Pair 2. Left Input and Right Input are analog inputs and require AC coupling with a 1 μ F capacitor (0.33 μ F capacitor if 30 K Ω input impedance is selected). | AVDD | analog |
| LIN3, RIN3 | A | Analog-to-Digital Converter Input Pair 3. Left Input and Right Input are analog inputs and require AC coupling with a 1 μ F capacitor (0.33 μ F capacitor if 30 K Ω input impedance is selected). | AVDD | analog |
| LOUT1 | A | Digital-to-Analog Converter Left Output 1. Left Output 1 is an analog output. This is the main Left Output. | AVDD | analog |
| ROUT1 | A | A Digital-to-Analog Converter Right Output 1. Right Output 1 is an analog output. This is the main Right Output. | | analog |
| LOUT22 | A | Digital-to-Analog Converter Left Output 2. Left Output 2 is an analog output of DAC2. In the case of 2.1 outputs (i.e., stereo pair and a bass channel), LOUT2 is the analog channel used for bass output. | | analog |
| ROUT22 | A | Digital-to-Analog Converter Right Output 2. Right Output 2 is an analog output of DAC2. | | analog |
| VCM | $\label{eq:posterior} \begin{array}{ c c c } \mbox{P} & \mbox{CODEC Internally Generated Common-Mode Voltage.} Should be connected via a 0.1 μF ceramic capacitor, parallel with a tantalum/Ceramic 22 μF capacitor, to AVSS. \end{array}$ | | AVDD | analog |
| ADC_REF | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | AVDD | analog |
| DAC_REF | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | AVDD | analog |
| AVDD | Р | CODEC Analog 3.3V Supply. Should be connected to a filtered supply. Bypass capacitors of 0.1 μ F (ceramic) and 22 μ F should be connected to AVSS. A 20 Ω series resistor to VDD may be used as the filter. | | |
| AVSS | G | CODEC Analog Ground. Should be connected to ground. The user may use a separate analog ground plane, connected to the digital (main) ground plane at one point near the NPCA110P. | | |

1.3.6 Power

Note: Power connections are found in Figure 1 on page 13 and Figure 2 on page 14.

| Signal | I/O | Description | | |
|--------|-----|---|--|--|
| VSSP | G | Ground. Should be connected to a digital ground plane via a 0Ω resistor. | | |
| VPLL18 | Ρ | PLL 1.8V Supply. Internally generated for PLL. Should be connected via a 4.7 μ F ceramic capacitor to VSSP. | | |
| VD18 | Р | Internal 1.8V Supply. Internally generated for internal logic. Should be connected via a 4.7 μ F ceramic capacitor to digital ground. | | |
| VSS | G | Digital Ground. Should be connected to a digital ground plane. The QFN40 package bottom pad must be connected to digital ground. | | |
| VDD | Р | 3.3V Digital Supply. | | |

1.3.7 Not Connected

| Signal | I/O | Description |
|--------|--|-------------|
| NC | Not Connected. Should be left open and not be connected to any signal. | |

2.0 Power, Clocks and Reset

2.1 POWER

2.1.1 Power Planes

The NPCA110P has three power plane groups (wells), as shown in Table 3.

Table 3. NPCA110P Power Planes

| Power Plane Group | Description | Power Plane Notation | Power Pins | Ground Pins |
|----------------------|--|-------------------------|------------|-------------|
| Internal group | Powers the internal PLL. Supply is generated internally, but requires filtering. | V _{D18} | VPLL18 | VSSP |
| | Powers the internal logic of all the device modules. Supply is generated internally but requires filtering. | V _{D18} | VD18 | VSS |
| Active group | 3.3V power to the I/O interface and internal regulators. | V _{DD} | VDD | VSS |
| Analog Active | Powers the CODEC; requires filtering | AV _{DD} | AVDD | AGND |

For correct NPCA110P operation, AV_{DD} must be applied at the same time that V_{DD} is applied. Protection is provided only against rise-time differences between the different power planes.

2.1.2 Power States

The NPCA110P has the following main power states:

- **Power Fail** All power planes are powered off; (i.e., V_{DD} , AV_{DD} are inactive).
- Power Active All power planes are powered on (i.e., $V_{\text{DD}}, \, \text{AV}_{\text{DD}}$ are active).

Illegal Power States

The following power states are illegal (i.e., NPCA110P operation is not guaranteed):

- · Active power plane on and analog power plane off.
- · Active power plane off and analog power plane on.

2.1.3 Power Connection and Layout Guidelines

The NPCA110P requires a power supply voltage of 3.13V–3.47V for the digital supplies (V_{DD}) and 3.00V–3.47V for the analog power supply (AV_{DD}).

 V_{DD} uses a common ground return named Digital Ground and marked V_{SS} . The analog circuits use a separate ground return. This ensures effective isolation of the analog modules from noise caused by the digital modules.

The following directives are recommended for the NPCA110P power and ground connections.

Ground Connection

Use two ground planes, one for digital signals (VSS) and one or more for analog signals (AVSS). Make the following ground connections:

- Connect a specific analog ground plane (AVSS) to the digital ground plane (VSS) at one point only. This point should be physically located near the relevant NPCA110P analog supply pin, AVDD.
- Connect the analog ground return pin (AGND) of the NPCA110P to the analog ground plane.
- Connect the decoupling capacitors of the analog supply (AVDD) to the analog ground plane, as close as possible to the AGND pin.
- Connect all VSS pins and the bottom pad of the NPCA110P to the GND plane.
- Locate the decoupling capacitors of the Active power plane's digital supply (VDD) pins close to a VDD pin; connect one terminal of each capacitor to the ground plane.
- If there is insufficient room for decoupling capacitors, place smaller capacitors close to the power-ground pins and larger capacitors further away.

Note that low-impedance ground layers improve noise isolation and reduce ground bounce problems.

2.0 Power, Clocks and Reset (Continued)

Power Connection

All NPCA110P supply pins must be connected to the appropriate power plane. Decoupling capacitors must be used as recommended as follows:

- Connect the digital supply pins (VDD) to a 3.3V power supply. A 10 μF (or larger) capacitor should be connected between VDD and the digital ground plane. A 0.1μF capacitor should be connected to ground near each VDD pin of the device.
- Connect the analog supply pins (AVDD) to a low-noise, 3.3V power supply. If the AVDD pin is connected to the same power supply as the VDD pins, it is recommended to use an external L-C or R-C filter for the AVDD pin.

The recommend power connections are shown below:






Figure 1. 3.3V Digital Power Connection Diagram

2.0 Power, Clocks and Reset (Continued)




| Legend: | |
|-----------------|----------------|
| Part Designator | <u>Value</u> |
| R1 | 0Ω |
| C1, C2 | 4.7 μF Ceramic |





| Legend: Part Designator | Final Values |
|----------------------------|---|
| R1 | 2 MΩ 5%, |
| C1 | 20 pF Ceramic 5%, |
| C2 | 20 pF Ceramic 5% |
| Option 1: | |
| R2 | 2000Ω 1%, |
| X1 | 12.288 or 11.2896 MHz, |
| | C _L =12 pF, ESR < 75Ω, Drive level up to 500 μW |
| Option 2: | |
| R2 | 4990Ω 1%, |
| X1 | 12.288 or 11.2896 MHz, |
| | C _L =12 pF, ESR < 75Ω, |
| | Drive level up to 100 μ W |





Revision 1.1

2.0 Power, Clocks and Reset (Continued)

2.2 CLOCKS

The NPCA110P clock structure is shown below. The clock generation parameters are supplied to the device at initialization.




Figure 5. Clocks in the NPCA110P

Clock Source

The clock source is either DCLK (I2S serial clock, in slave mode) or the crystal oscillator, and is used as the reference clock of the PLL. The clock is selected initially by the REF strap and may be changed later.

When DCLK is a stable clock, the oscillator may be omitted. The oscillator may be replaced by a clock input.

The best selection for a crystal frequency is 256 times the sample clock used.

PLL

The PLL is used to generate the Processor and the CODEC clock (if the oscillator is omitted) and can be used to generate the SSI (I2S) clock as well (if the device is in I2S master mode).

The PLL reference clock may be as low as 44 KHz; however, for low jitter, a higher frequency reference clock is recommended.

2.0 Power, Clocks and Reset (Continued)

2.3 RESET SOURCES AND TYPES

The NPCA110P has one reset domain.

Reset Types

- Power-Up reset Activated when nReset signal is asserted (when the V_{DD} and V_{D18} supplies are powered up).
- Watchdog reset Activated when a watchdog condition is detected.

The following sections describe the sources and effects of the various resets on the NPCA110P, per reset type.

2.3.1 Power-Up Reset

 V_{DD} Power-Up reset is generated when nRESET signal is asserted.

On Power-Up reset, the NPCA110P performs the following:

- Puts pins with strap options into TRI-STATE[®] mode and enables the internal pull-up/down resistors on the strap pins.
- Samples the values of the strap pins (after nRESET deassertion).
- Performs all actions done by a Watchdog reset.

Note: The internal reset signal is active for at least 3 ms.

2.3.2 Watchdog Reset

Watchdog reset is generated by the Watchdog module on detection of a watchdog event. The NPCA110P loads default values to all registers.

3.0 Device Specifications

3.1 GENERAL DC ELECTRICAL CHARACTERISTICS

3.1.1 Recommended Operating Conditions

| Symbol | Parameter ¹ | Min | Тур | Max | Unit |
|------------------|--|------|-----|------|------|
| V _{DD} | 3.3V Supply Voltage (VDD pins) | 3.13 | 3.3 | 3.47 | V |
| AV _{DD} | 3.3V Analog Supply Voltage (AVDD pin) | 3.00 | 3.3 | 3.47 | V |
| V _{OFF} | V _{DD} and AV _{DD} Power Off Voltage | -0.3 | 0 | +0.5 | V |
| T _A | Operating Ambient Temperature | 0 | | +70 | °C |

1. Unless otherwise specified, all voltages are relative to ground.

3.1.2 Absolute Maximum Ratings

Absolute maximum ratings are values beyond which damage to the device may occur. Unless otherwise specified, all voltages are relative to ground. These parameters are characterized and not fully tested.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------|--|---|------|-----------------------|------|
| V _{DD} | 3.3V Supply Voltage, including AV_{DD}^{1} | | -0.5 | 3.6 | V |
| | | All buffer types (except analog) | -0.5 | V _{DD} + 0.5 | V |
| VI | Input Voltage ¹ | 5V buffer types | -0.5 | 5.5 | V |
| | | V _{DD} < 0.5V, all digital signals | -0.5 | 3.47 | V |
| Vo | Output Voltage ¹ | All buffer types (except analog) | -0.5 | V _{DD} + 0.5 | V |
| I _{SINK} | Total NPCA110P Sink or Source Current | Total of all output pins | | 50 | mA |
| | ESD Tolerance | $C_{ZAP} = 100 \text{ pF}, \text{ R}_{ZAP} = 1.5 \text{ K}\Omega^2$ | 2000 | | V |
| T _{STG} | Storage Temperature | | -65 | +150 | °C |
| T _{BIAS} | Ambient Temperature Under Bias | | 0 | +70 | °C |
| P _D | Power Dissipation | For correct operation | | 0.5 | W |

1. All voltages are relative to ground.

2. Value based on test complying with RAI-5-048-RA human body model ESD testing.

3.1.3 Capacitance

| Symbol | Parameter | Conditions | Min ¹ | Typ ² | Max ¹ | Unit |
|-----------------|---------------------|------------|------------------|------------------|------------------|------|
| C _{IO} | I/O Pin Capacitance | All pins | | 8 | 12 | pF |

1. Not fully tested; characterized only.

2. T_A = 25°C; f = 1 MHz.

3.1.4 Power Supply Current Consumption under Recommended Operating Conditions

These table values are preliminary:

| Symbol | Parameter | Power Mode | Conditions ¹ | Typ ² | Max ² | Unit |
|------------------|---|---------------|---|------------------|------------------|------|
| 11111 | V _{DD} Average ³ Supply Current (including ADC, DACs) | Active | $V_{IL} = 0.5V$, $V_{IH} = 2.4V$, DAC load = 10 K Ω Processor clock is 125 MHz | 55 | 70 ⁴ | mA |
| I _{DD} | V _{DD} Stop ⁵ Supply Current | Idle | | 0.7 | | mA |
| I _{ADC} | ADC Average current | Active | | 4 | 6 | mA |
| I _{DAC} | Each DAC Average current (R _L = 10 K Ω) | Active | | 2.5 | 5 | mA |

1. Unless stated otherwise, all parameters are specified for $0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{33} = 3.13V - 3.47V$ and no resistive load on outputs.

2. Not fully tested; characterized only.

3. Average current is used for power calculation.

- 4. Resistive loads (such as I2C) on outputs may increase this current, especially if the LEDs are driven directly from the device.
- 5. Stop is defined as: Processor and system clock is halted, PLL is in power-down (Reference clock selected as clock, PLLPD bit set, crystal oscillator disabled).

3.2 DC CHARACTERISTICS OF PINS BY I/O BUFFER TYPES

The tables in this section summarize the DC characteristics of all device pins described in (<u>Section 1.3 on page 8</u>). The characteristics describe the I/O buffer types defined in <u>Section 1.2 on page 8</u>. For exceptions, see <u>Section 3.2.5 on page 20</u>.

3.2.1 Input, TTL Compatible

Symbol: T

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------------------------|-----------------------|--|----------------------|-----|------|
| V _{IH} Input High Voltage | Non-5V types | 2.0 | V _{DD} +0.5 | V | |
| | 5V types | 2.0 | 5.5 | V | |
| V _{IL} | Input Low Voltage | | -0.5 | 0.8 | V |
| I _{ILK} 1 | Input Leakage Current | V_{DD} = 3.13V $-$ 3.47V and 0 $<$ V_{IN} $<$ V_{DD} | | ±2 | μA |

1. For additional conditions, see Section 3.2.5 on page 20.

3.2.2 Input, TTL Compatible, with Schmitt Trigger

Symbol: ST

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------------------------|-----------------------|--|------------------|----------------------|------|
| V _{IH} Input High Voltage | | Non-5V types | 2.0 | V _{DD} +0.5 | V |
| | 5V types | 2.0 | 5.5 | V | |
| V _{IL} | Input Low Voltage | | -0.5 | 0.8 | V |
| V _H | Input Hysteresis | | 280 ¹ | | mV |
| I _{ILK} 2 | Input Leakage Current | V_{DD} = 3.13V $-$ 3.47V and 0 < V_{IN} < V_{DD} | | ±2 | μA |

1. Not tested; guaranteed by characterization guardband.

2. For additional conditions, see Section 3.2.5 on page 20.

3.2.3 Output, TTL/CMOS-Compatible, Push-Pull Buffer

Symbol: Op/n

Output, TTL/CMOS-compatible, rail-to-rail push-pull buffer that is capable of sourcing *p* mA and sinking *n* mA.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------------------------|------------------------|--|----------------|-----|------|
| V _{OH} Output High Vo | | $I_{OH} = -p mA$ | 2.4 | | V |
| | Output High voltage | I _{OH} = -50 μA | $V_{DD} - 0.2$ | | V |
| V _{OL} Output Low Voltage | • · · · · · · · · | $I_{OL} = n mA$ | | 0.4 | V |
| | Output Low voltage | I _{OL} = 50 μA | | 0.2 | V |
| I _{OLK} 1 | Output Leakage Current | V_{DD} = 3.13V $-$ 3.47V and 0 < V_{IN} < V_{DD} | | ±2 | μA |

1. For additional conditions, see Section 3.2.5 on page 20.

3.2.4 Output, TTL/CMOS-Compatible, Open-Drain Buffer

Symbol: OD_n

Output, TTL/CMOS-compatible open-drain output buffer capable of sinking n mA. Output from these signals is opendrain and is never forced high.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------------------------|------------------------|--|-----|-----|------|
| V _{OL} Output Low Voltage | Output Low Voltage | $I_{OL} = n mA$ | | 0.4 | V |
| | Output Low voltage | I _{OL} = 50 μA | | 0.2 | V |
| I _{OLK} 1 | Output Leakage Current | V_{DD} = 3.13V $-$ 3.47V and 0 < V_{IN} < V_{DD} | | ±2 | μA |

1. For additional conditions, see Section 3.2.5 on page 20.

3.2.5 Notes and Exceptions


- 1. I_{ILK} and I_{OLK} are measured in the following cases (where applicable):
 - Internal pull-up or pull-down resistor is disabled
 - Push-pull output buffer is disabled (TRI-STATE mode)
 - Open-drain output buffer is at high level
- Pins marked with '5V' in the Buffer Type column in <u>Section 1.3 on page 8</u> are 5V tolerant. The analog type pins, are not 5V tolerant. This applies if these buffer types are stand-alone or if they are multiplexed with 5V tolerant buffer types.
- 3. Maximum leakage of all the NPCA110P pins together is <10 μ A when input voltage is within the supply rails voltage and when PU resistors are disabled in Hi-Z (not fully tested; characterized only).
- 4. A pin (nRESET) that has an internal static pull-up resistor therefore has leakage current from V_{DD} (when $V_{IN} = 0$).
- 5. Strap pins have an internal pull-up resistor enabled during Power-Up reset and therefore may have leakage current from V_{DD} (when $V_{IN} = 0$).
- 6. I_{OH} is valid for a GPIO pin only when it is not configured as open-drain.
- 7. All digital pins of output type $O_{p/n}$ have a back-drive protection capability of up to 3.6V.

3.2.6 Terminology

Back-Drive Protection. Back-drive protected pins sustain any voltage within the specified voltage limits when the device power supply is off.

5-Volt Tolerance. 5V tolerant pins sustain 5V even if the applied voltage is above the device power supply voltage. A pin is 5V tolerant in the following conditions (where applicable):

- Internal pull-down resistor is disabled. If it is enabled, leakage current is high.
- Push-pull output buffer is disabled (TRI-STATE mode)





Notes:

- 1. The equivalent resistance of the pull-up resistor is calculated by $R_{PU} = (V_{SUP} V_{PIN}) / I_{PU}$.
- 2. The equivalent resistance of the pull-down resistor is calculated by R_{PD} = V_{PIN} / I_{PD} .

Pull-Up Resistors 3.3.1

Symbol: PU

| Symbol | Parameter | Conditions ¹ | Min ² | Typical | Max ² | Unit |
|--------|--|-------------------------|------------------|---------|------------------|------|
| BDU | Pull-Up Equivalent Resistance for other pins | $V_{PIN} = 0V$ | 34 | 60 | 95 | KΩ |

1. TA = 0°C to 70°C, V_{SUP} = 3.3V $\pm 5\%.$ 2. Not fully tested; characterized only.

3.4 ANALOG CHARACTERISTICS

3.4.1 ADC Characteristics

| Parameter | Symbol | Conditions ¹ | Min | Тур | Max | Unit |
|----------------------------------|------------------|---|-----|-----------------------|------|------------------|
| Resolution | RES | | | 24 | | Bit |
| | 7 | Selecting 10 K Ω , AC coupled | 10 | 25 | | KΩ |
| Input Impedance ² | Z _{IN} | Selecting 30 K Ω , AC coupled | 30 | 75 | | KΩ |
| Input Capacitance ³ | C _{AIN} | | | | 20 | pF |
| Dynamic Range | DR | | 80 | 90 | | dB |
| Signal-to-Noise Ratio | SNR | | 80 | 90 | | dB |
| Total Harmonic Distortion | THD | At -9 dB of Full-Scale @1 KHz, AV _{DD} = 3.13 - 3.47V | | -75 ⁴ | -70 | dB |
| Total Harmonic Distortion | THD | At -9 dB of Full-Scale @1 KHz ³ | | -75 | | dB |
| Full Scale Voltage | V _{FS} | | | AV _{DD} /3.3 | | V _{RMS} |
| Left and Right Channel Mismatch | LRMM | | | ±0.1 | ±0.3 | dB |
| Analog Multiplexer DC Offset | MOFS | | | | ±15 | mV |
| Analog Multiplexer Gain Mismatch | MGM | | | | ±0.5 | dB |
| Overall Passband Ripple | OPR | | | | ±0.5 | dB |

1. All parameters specified for $0^\circ C \le T_A \le 70^\circ C$ and $AV_{DD}\text{=}$ 3.00V - 3.47V and using the calibration data, unless otherwise specified.

2. Defined when ADC Programmable Gain Amplifier (PGA) Volume control is set to 0 dB. When set to 10 K Ω : Minimum Z_{IN} at highest PGA gain is 1 K Ω . When set to 30 K Ω : Minimum Z_{IN} at highest PGA gain is 2 K Ω .

3. Not fully tested; characterized only.

4. Typical value is specified for $T_A = 25^{\circ}C$ and $AV_{33} = 3.30V$.

3.4.2 DAC Characteristics

| Parameter | Symbol | Conditions ¹ | Min | Тур | Мах | Unit |
|----------------------------------|-------------------|--|-----|-----------------------|------|------------------|
| Resolution | RES | | | 24 | | Bit |
| Output Load Resistance | ZL | AC coupled | 0.6 | 10 | | KΩ |
| Output Capacitance ² | C _{AOUT} | AC coupled | | 30 | 1000 | pF |
| Dynamic Range | DR | | 90 | 96 | | dB |
| Signal-to-Noise Ratio | SNR | | 90 | 96 | | dB |
| Total Harmonic Distortion | THD | At -1 dB of Full-Scale @1 KHz input | | -86 | -76 | dB |
| Full-Scale Voltage | V _{FS} | | | AV _{DD} /3.3 | | V _{RMS} |
| Left and Right Channel Mismatch | LRMMO | | | ±0.1 | ±0.3 | dB |
| Left and Right Channel Crosstalk | LRCT | | | -67 | -64 | dB |

1. All parameters specified for $0^{\circ}C \le T_A \le 70^{\circ}C$ and AV_{33} = 3.00V – 3.47V and using the calibration data, unless otherwise specified.

2. Not fully tested; characterized only.

3.5 **AC ELECTRICAL CHARACTERISTICS**





Figure 8. AC Test Conditions, $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{SUP} = 3.13V - 3.47V$

Notes:

- 1. V_{SUP} is V₃₃ according to the power well of the pin, relevant for all signals at LVTTL levels.
- 2. C₁ = 50 pF for all output pins except the following pin groups (values include both jig and oscilloscope capacitance) $C_{L}^{-} = 100 \text{ pF}$ for I2C
 - $C_{L} =$ as otherwise defined
- 3. $S_1 = Open$ for push-pull output pins
 - $S_1 = V_{SUP}$
 - for high-impedance to active low and active low to high-impedance transition measurements
 for high-impedance to active high and active high to high-impedance transition measurements $S_1 = GND$
 - $R_L = 1.0 \text{ K}\Omega$ for all pins
- 4. The following abbreviations are used in Section 3.5: RE = Rising Edge; FE = Falling Edge.

Definitions


The timing specifications in this section are relative to V_{IL} or V_{IH} (according to the specific buffer type) on the rising or falling edges of all the signals, as shown in the following figures (unless specifically stated otherwise).



3.5.2 Reset Timing

| Symbol | Figure | Description | Conditions | Min | Max | Units |
|-----------------------------|--|--|-------------------|-------|---------------------|---------------------|
| t _{CORD} | 11 | Power-Up Requirement: all power supplies at valid level until nRESET deasserted ¹ | After reset delay | 5 | | ms |
| t _{PRST} | <u>11</u> | nRESET Pulse Width | To assure reset | 1 | | ms |
| + | | | REF latched high | 11000 | 12500 | t _{REFCLK} |
| t _{RSTC} <u>11</u> | Internal reset delay after nRESET deasserted | REF latched low | 48000 | 52000 | t _{REFCLK} | |
| t _{CLKRSTD} | <u>11</u> | Stable reference clock to reset end | | 100 | | μs |
| t _{STSU} | <u>11</u> | Valid straps signals level setup time to nRESET rising | | 100 | | μS |
| t _{STH} | <u>11</u> | Valid straps signals level hold after nRESET rising | | 10 | | t _{REFCLK} |
| t _{OE} | 11 | Internal reset end to outputs enabled on strap pins | | -100 | | t _{REFCLK} |

1. Requirement for system.





3.5.3 Clock Timing

CLKREF (DCLK or Oscillator) Clock Timing

| Symbol | Figure | Description | Conditions | Min | Тур | Max | Units |
|---------------------|-----------|--------------------------------|-------------------------|-----|-----|------|-------|
| t _{REFCLK} | 12 | CLKREF Average Clock Period | From RE to RE of CLKREF | 50 | | 1000 | ns |
| A _{CLK} | | CLKREF Accuracy | For a specific system | | 50 | 100 | ppm |
| t _{CLKH} | <u>12</u> | CLKREF High Time | From RE to FE of CLKREF | 35 | | | ns |
| t _{CLKL} | <u>12</u> | CLKREF Low Time | From FE to RE of CLKREF | 35 | | | ns |
| t _{CLKR} | <u>12</u> | CLKREF Rise Time | From 0.8V to 2.0V | | | 5 | ns |
| t _{CLKF} | <u>12</u> | CLKREF Fall Time | From 2.0V to 0.8V | | | 5 | ns |
| Duty Cycle | | CLKREF Duty Cycle | At 1.4V | 40 | | 60 | % |
| J _{PERIOD} | | Period Jitter ¹ | At 1.4V | | | 1.5 | ns |

1. Measured over a 20 μs window.





Figure 12. CLKREF Clock Waveforms

CLKOUT Timing

| Symbol | Figure | Description | Conditions | Min | Мах | Units |
|-------------------|-----------|--------------------------------|--|-----|-----|-------|
| t _{CLK} | <u>13</u> | CLKOUT Clock Period | From RE to RE of CLKOUT, $C_L = 20 \text{ pF}$ | 50 | | ns |
| t _{CLKH} | <u>13</u> | CLKOUT High Time ¹ | From RE to FE of CLKOUT, $C_L = 20 \text{ pF}$ | 15 | | ns |
| t _{CLKL} | <u>13</u> | CLKOUT Low Time ¹ | From FE to RE of CLKOUT, $C_L = 20 \text{ pF}$ | 15 | | ns |
| t _{CLKR} | <u>13</u> | CLKOUT Rise Time ¹ | From V_{IL} to V_{IH} of CLKOUT, C_L = 20 pF | | 5 | ns |
| t _{CLKF} | <u>13</u> | CLKOUT Fall Time ¹ | From V_{IH} to V_{IL} of CLKOUT, $C_L = 20 \text{ pF}$ | | 5 | ns |
| D _{CLK} | | CLKOUT Duty Cycle ¹ | C _L = 20 pF | 28 | | % |

1. Not fully tested; characterized only.





3.5.4 Input Signals Detection Timing

| Symbol | Figure | Description | Conditions | Min | Мах | Units |
|-------------------|--------|--|------------|-----|-----|-------|
| t _{SSCL} | 14 | Debounced SCL input pulse width (which guarantees detection) | | 15 | | ns |




Figure 14. Input Signal Detection Timing

3.5.5 I2C Slave Timing

| Symbol | Figure | Description | Conditions | Min | Max | Units |
|---------------------|-----------|--------------------------------|-----------------------------------|------|-------------------|-------|
| f _{SCL} | 15 | SCL Frequency | At 1.2V SCL RE to RE | | 400 ¹ | KHz |
| t _{LOW} | <u>15</u> | SCL Low Time | At 0.8V (both edges) | 0.5 | | μS |
| t _{HIGH} | <u>15</u> | SCL High Time | At 2.0V (both edges) | 0.26 | | μS |
| t _{I2CR} | <u>15</u> | SCL, SDA Rise Time | From 0.8V to 2.0V ¹ | | 0.25 ² | μS |
| t _{I2CF} | <u>15</u> | SCL, SDA Fall Time | From 2.0V to 0.8V ¹ | | 100 | ns |
| t _{SU:DAT} | <u>15</u> | SDA Setup Time | Before SCL RE | 50 | | ns |
| t _{HD:DAT} | <u>16</u> | SDA Hold Time | After SCL FE | 18 | | ns |
| t _{SU:STA} | <u>16</u> | SCL Setup Time | Before Restart condition | 0.26 | | μS |
| t _{HD:STA} | <u>16</u> | SCL Hold Time | After Start/Restart condition | 0.26 | | μS |
| t _{SU:STO} | <u>16</u> | SCL Setup Time | Before Stop condition | 0.26 | | μS |
| t _{BUF} | <u>16</u> | Bus Free Time | Between Stop and Start conditions | 0.5 | | μs |
| t _{VD:DAT} | <u>16</u> | Data Valid Time | After SCL FE | | 0.45 | μS |
| t _{VD:ACK} | <u>16</u> | Data Valid Acknowledge Time | After SCL FE | | 0.45 | μs |

1. Test conditions: R_L = 1 K Ω to V_{DD} = 3.3V, C_L = 100 pF to GND 2. Not tested; based on design simulation.





Figure 15. I2C SCL Signal Timing



1. Test conditions: R_L = 1 K Ω to V_{DD} = 3.3V, C_L = 100 pF to GND.

2. $T_{\mbox{\scriptsize AEE}}$ is the Processor core clock period.


3. T_{SCL} is the SCL clock period (1/f_{SCL}).


4. Not tested; based on design simulation.

3.5.7 SSI Timing

| Symbol | Figure | Description | Conditions | Min | Тур | Мах | Units |
|-------------------|-----------|-------------------|-----------------------|-------|----------------------|------|-------------------------------|
| t _T | <u>17</u> | DCLK Cycle Time | At 1.3V DCLK RE to RE | 1/64 | 1/64 | 1/32 | 1/F _S ¹ |
| f _{DCLK} | | DCLK Frequency | | 32 | 64 | 64 | F _S ¹ |
| t _{LOW} | <u>17</u> | DCLK Low Time | At 0.8V (both edges) | 0.35 | 0.5 | | t _T |
| t _{HIGH} | <u>17</u> | DCLK High Time | At 2.0V (both edges) | 0.35 | 0.5 | | t _T |
| t _{HTR} | <u>17</u> | Output Hold Time | After DCLK RE | 15 ns | 0.5 * t _T | | |
| t _{DTR} | <u>17</u> | Output Valid Time | After DCLK RE | | 0.5 | 0.75 | t _T |
| t _{HR} | <u>17</u> | Input Hold Time | After DCLK RE | 2 | | | t _T |
| t _{SR} | <u>17</u> | Input Setup Time | Before DCLK RE | 0.2 | | | t _T |

1. F_{S} is the audio sampling frequency





3.6 PACKAGE THERMAL INFORMATION

Thermal resistance (degrees $^{o}\text{C/W})$ Theta_{JA} values for the NPCA110P packages are as follows:


| Table 4. Theta | (Θ) J-A Values |
|----------------|-----------------------|
|----------------|-----------------------|

| | Θ_{JA} (Degrees Kelvin/Watt) | | | |
|--------------|-------------------------------------|-------|-------|--|
| Package | 0 m/s | 1 m/s | 2 m/s | |
| 40-Pin QFN40 | 57 | 49 | 47 | |

Note: All values apply to a device soldered to a 4-layer PCB.

Physical Dimensions

Control dimensions are in millimeters.



 1st Line:
 Nuvoton Company Logo.

 2nd Line:
 Part number - NPCA110PA0YX ('Y': QFN package number; 'X': Green package finish indicator.)

 3rd Line:
 Assembly Lot Number - XXXXXXX-XXX.

 4th Line:
 Tracking code - YWWXXXX, where YWW is the Date Code and XXXX is Nuvoton proprietary information.

 Date code:
 YWW, where Y is the year and WW is the week. For example, date code 035 indicates that device assembly was done on week 35, year 2010.

nuvoTon

NPCA110PA0YX XXXXXXX-XXX YWWXXXX

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Headquarters

No. 4, Creation Rd. 3, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.nuvoton.com.tw (Chinese) http://www.nuvoton.com (English)

 Taipei Office

 9F, No.480, Rueiguang Rd.,

 Neihu District, Taipei, 114,

 Taiwan, R.O.C.

 TEL: 886-2-2658-8066

 FAX: 886-2-8751-3579

Nuvoton Technology Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-544-1718 FAX: 1-408-544-1787

Winbond Electronics Corporation Japan NO. 2 Ueno-Bldg., 7-18, 3-chome Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781880 Nuvoton Technology (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Nuvoton Technology (H.K.) Ltd. Unit 9-15, 22F, Millennium City 2, 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

For Advanced PC Product Line information contact: APC.Support@nuvoton.com

Please note that all data and specifications are subject to change without notice. All trademarks of products and companies mentioned in this document belong to their respective owners.

www.nuvoton.com